參數(shù)資料
型號(hào)： SiI3114CTU
廠商： Silicon Image, Inc.
英文描述： PCI to Serial ATA Controller
中文描述： PCI到Serial ATA控制器
文件頁數(shù)： 62/127頁
文件大?。?/td> 598K
代理商： SII3114CTU
SiI
3114 PCI to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
SiI
-DS-0103-D
54
2007 Silicon Image, Inc.
Bit [03]
: PBM Rd-Wr (R/W) – PCI Bus Master Read-Write Control. This bit is set to specify a DMA write
operation from Channel
X
to system memory. This bit is cleared to specify a DMA read operation from
system memory to the Channel
X
device.
Bit [02]
: Reserved (R). This bit is reserved and returns zero on a read.
Bit [01]
: Interrupt Steering (R/W). This bit is set to 1 to allow interrupts from all four channels. If the bit is a
0 (the default), only interrupts from the channel selected by the “shadow” Device Select bit are enabled.
This bit appears only in the Channel 2 (offset 200
H
) register; this bit is reserved in the Channel 0 (offset
00
H
), Channel 1 (offset 08
H
), and Channel 3 (offset 208
H
) registers.
Bit [00]
: PBM Enable (R/W) – PCI Bus Master Enable – Channel
X
. This bit is set to enable PCI bus
master operations for Channel
X
. PCI bus master operations can be halted by clearing this bit, but will
erase all state information in the control logic. If this bit is cleared while the PCI bus master is active, the
operation will be aborted and the data discarded. While this bit is set, accessing Channel
X
Task File or
PIO data registers will be terminated with Target-Abort.
PRD Table Address – Channel
X
Address Offset: 04
H
/ 0C
H
/ 204
H
/ 20C
H
Access Type: Read/Write
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
PRD Table Address
R
This register defines the PRD Table Address register for Channel
X
in the
SiI
3114. The register bits are defined
below.
Bit [31:02]
: PRD Table Address (R/W) – Physical Region Descriptor Table Address. This bit field defines
the Descriptor Table base address.
Bit [01:00]
: Reserved (R). This bit field is reserved and returns zeros on a read.
PCI Bus Master2 – Channel
X
Address Offset: 10
H
/ 18
H
/ 210
H
/ 218
H
Access Type: Read/Write
Reset Value: 0x0808_XX00 (Chnl 0/2) / 0x0008_0000 (Chnl 1/3)
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
C
X
C
X
C
X
C
X
C
X
C
X
C
X
C
X
W
C
X
Software
R
S
X
R
Reserved for Chnl 1/3
C
X
C
X
C
X
C
X
C
X
C
X
C
X
C
X
Reserved for Chnl 1/3
S
X
P
R
P
This register defines the second PCI bus master register for Channel
X
in the
SiI
3114. The system must access
these register bits through this address to enable the Large Block Transfer Mode.
The register bits are defined below.
Bit [31:24]
: (R) These bits are copies of PCI Bus Master Channel
X+1
bits. This bit field (and bits 15 to 5)
appears only in the Channel 0 (offset 10
H
) and Channel 2 (offset 210
H
) registers; this bit field is reserved in
the Channel 1 (offset 18
H
) and Channel 3 (offset 218
H
) registers.
Bit [23]
: PBM Simplex (R) – PCI Bus Master Simplex Only. This read-only bit field is hardwired to zero to
indicate that all channels can operate as PCI bus master at any time.
相關(guān)PDF資料
PDF描述
SII3124A PCI-X to Serial ATA Controller
SiI3124ACBHU PCI-X to Serial ATA Controller
SII3132 PCI Express to 2-Port Serial ATA II Host Controller
SII3512 PCI to Serial ATA Controller
SiI3512ECTU128 PCI to Serial ATA Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SII3124A 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller
SII3124ACBHU 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller
SII3132 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller
SII3132CNU 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN
SII3512 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*