- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16510 > SI5369-EVB (Silicon Laboratories Inc)BOARD EVAL FOR SI5369 CLK MULT PDF資料下載
參數(shù)資料
| 型號： | SI5369-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 14/84頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR SI5369 CLK MULT |
| 標準包裝： | 1 |
| 主要目的： | 計時，精密時鐘 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | Si5369 |
| 已供物品： | 板，線纜，CD，文檔 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
Si5369
Rev. 1.0
21
3. Functional Description
The Si5369 is a jitter-attenuating precision clock multiplier
for applications requiring sub 1 ps rms jitter performance.
The Si5369 accepts four clock inputs ranging from 2 kHz
to 710 MHz and generates five clock outputs ranging from
2 kHz to 945 MHz and select frequencies to 1.4 GHz. The
device
provides
virtually
any
frequency
translation
combination across this operating range. Independent
dividers are available for every input clock and output
clock, so the Si5369 can accept input clocks at different
frequencies and it can generate output clocks at different
frequencies. The Si5369 input clock frequency and clock
multiplication ratio are programmable through an I2C or
SPI interface. Optionally, the fifth clock output can be
configured as a 2 to 512 kHz SONET/SDH frame
synchronization output that is phase aligned with one of
the high-speed output clocks. Silicon Laboratories offers a
PC-based software utility, DSPLLsim, that can be used to
determine the optimum PLL divider settings for a given
input frequency/clock multiplication ratio combination that
minimizes phase noise and power consumption. This
utility
can
be
downloaded
from
http://www.silabs.com/timing (click on Documentation).
The Si5369 is based on Silicon Laboratories' 3rd-
generation DSPLL technology, which provides any-
frequency synthesis and jitter attenuation in a highly
integrated PLL solution that eliminates the need for
external VCXO and loop filter components. The Si5369
PLL loop bandwidth is digitally programmable and
supports a range from 4 to 525 Hz. The DSPLLsim
software utility can be used to calculate valid loop
bandwidth settings for a given input clock frequency/clock
multiplication ratio.
The Si5369 supports hitless switching between input
clocks in compliance with GR-253-CORE and GR-1244-
CORE that greatly minimizes the propagation of phase
transients to the clock outputs during an input clock
transition (<200 ps typ). Manual, automatic revertive and
non-revertive input clock switching options are available.
The Si5369 monitors the four input clocks for loss-of-
signal and provides a LOS alarm when it detects missing
pulses on any of the four input clocks. The device
monitors the lock status of the PLL. The lock detect
algorithm works by continuously monitoring the phase of
the input clock in relation to the phase of the feedback
clock. The Si5369 monitors the frequency of CKIN1,
CKIN2, CKIN3, and CKIN4 with respect to a selected
reference frequency and generates a frequency offset
alarm (FOS) if the threshold is exceeded. This FOS
feature is available for SONET applications in which both
the monitored frequency on CKIN1, CKIN3, and CKIN4
and the reference frequency are integer multiples of 19.44
MHz. Both Stratum 3/3E and SONET Minimum Clock
(SMC) FOS thresholds are supported.
The Si5369 provides a digital hold capability that allows
the device to continue generation of a stable output clock
when the selected input reference is lost. During digital
hold, the DSPLL generates an output frequency based on
a historical average that existed a fixed amount of time
before the error event occurred, eliminating the effects of
phase
and
frequency
transients
that
may
occur
immediately preceding digital hold.
The Si5369 has five differential clock outputs. The
electrical format of the clock outputs is programmable to
support LVPECL, LVDS, CML, or CMOS loads. If not
required, unused clock outputs can be powered down to
minimize power consumption. The phase difference
between the selected input clock and the output clocks is
adjustable in 200 ps increments for system skew control.
In addition, the phase of one output clock may be
adjusted in relation to the phase of the other output clock.
The resolution varies from 800 ps to 2.2 ns depending on
the
PLL
divider
settings.
Consult
the
DSPLLsim
configuration software to determine the phase offset
resolution for a given input clock/clock multiplication ratio
combination. For system-level debugging, a bypass mode
is available which drives the output clock directly from the
input clock, bypassing the internal DSPLL. The device is
powered by a single 1.8, 2.5, or 3.3 V supply.
3.1. External Reference
An external clock or a low-cost 114.285 MHz 3rd overtone
crystal is typically used as part of a fixed-frequency
oscillator within the DSPLL. This external reference is
required for the device to operate. Silicon Laboratories
recommends
using
a
high-quality
crystal.
Specific
recommendations may be found in the Family Reference
Manual. An external clock from a high-quality OCXO or
TCXO can also be used as a reference for the device.
If there is a need to use a reference oscillator instead of
a crystal, Silicon Labs does not recommend using
MEMS
based
oscillators.
Instead,
Silicon
Labs
recommends the Si530EB121M109DG, which is a very
low jitter/wander, LVPECL, 2.5 V crystal oscillator. The
very low loop BW of the Si5369 means that it can be
susceptible to XAXB reference sources that have high
wander. Experience has shown that in spite of having
low jitter, some MEMs oscillators have high wander, and
these devices should be avoided. Contact Silicon Labs
for details.
In digital hold, the DSPLL remains locked to this external
reference. Any changes in the frequency of this
reference when the DSPLL is in digital hold, will be
tracked by the output of the device. Note that crystals
can have temperature sensitivities.
3.2. Further Documentation
Consult
the
Silicon
Laboratories
Any-Frequency
Precision Clock Family Reference Manual (FRM) for
detailed information about the Si5369. Additional design
support is available from Silicon Laboratories through
your distributor.
Silicon
Laboratories
has
developed
a
PC-based
software utility called DSPLLsim to simplify device
configuration, frequency planning, and loop bandwidth
selection. The FRM and this utility can be downloaded
from
http://www.silabs.com/timing;
click
on
Documentation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EEC50DRYH | CONN EDGECARD 100PS DIP .100 SLD |
| AH292-PL-B | IC HALL FAN CTRLR 400MA 5-SIP |
| H3CWH-3036G | IDC CABLE - HKC30H/AE30G/HPL30H |
| ILSB1206ER3R3J | INDUCTOR 3.3UH 1206 |
| H3BBH-5018M | IDC CABLE - HSR50H/AE50M/HSR50H |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Si5374B-A-BL | 功能描述:時鐘合成器/抖動清除器 Quad DSPLL Jittr Clk Low loop BW 8In/Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| Si5374B-A-GL | 功能描述:時鐘合成器/抖動清除器 QUAD DSPLL JITT ATT CLK LO LP BW 8IN/OUT RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| Si5374-EVB | 功能描述:時鐘和定時器開發(fā)工具 QUAD DSPLL 8IN/8OUT CLOCK EVAL KIT RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| Si5375B-A-BL | 功能描述:時鐘合成器/抖動清除器 Loop BW 60Hz-8.4 kHz 4In/Out 2kHz-808MHz RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| Si5375B-A-GL | 功能描述:時鐘合成器/抖動清除器 QUAD DSPLL JITT ATT CLK ST LP BW 4IN/OUT RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。