- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16484 > SI5322/23-EVB (Silicon Laboratories Inc)BOARD EVAL FOR SI5322/23 PDF資料下載
參數(shù)資料
| 型號： | SI5322/23-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 8/24頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR SI5322/23 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計時，時鐘發(fā)生器 |
| 已用 IC / 零件： | SI5322，SI5323 |
| 已供物品： | 板，線纜，CD，文檔 |
Si5322
16
Rev. 0.51
21
CS_CA
I/O
LVCMOS
Input Clock Select/Active Clock Indicator.
Input: If manual clock selection mode is chosen
(AUTOSEL = L), this pin functions as the manual
input clock selector. This input is internally deglitched
to prevent inadvertent clock switching during
changes in the CS input state.
0 = Select CKIN1.
1 = Select CKIN2.
If configured as input, must be set high or low.
Output: If automatic clock selection mode is chosen
(AUTOSEL = M or H), this pin indicates which of
the two input clocks is currently the active clock. If
alarms exist on both CKIN1 and CKIN2, indicating
that the digital hold state has been entered, CA will
indicate the last active clock that was used before
entering the hold state.
0 = CKIN1 active input clock.
1 = CKIN2 active input clock.
23
22
BWSEL1
BWSEL0
I
3-Level
Bandwidth Select.
Three level inputs that select the DSPLL closed loop band-
width. Detailed operations and timing characteristics for
these pins may be found in the Any-Frequency Precision
Clock Family Reference Manual.
These pins have both weak pull-ups and weak pull-downs
and default to M.
Some designs may require an external resistor voltage
divider when driven by an active device that will tri-state.
27
26
25
24
FRQSEL3
FRQSEL2
FRQSEL1
FRQSEL0
I
3-Level
Multiplier Select.
Three level inputs that select the input clock and clock multi-
plication ratio, depending on the FRQTBL setting. Consult
the Any-Frequency Precision Clock Family Reference Man-
ual or DSPLLsim configuration software for settings, both
available for download at www.silabs.com/timing (click on
Documentation).
These pins have both weak pull-ups and weak pull-downs
and default to M.
Some designs may require an external resistor voltage
divider when driven by an active device that will tri-state.
Table 9. Si5322 Pin Descriptions (Continued)
Pin #
Pin Name
I/O
Signal Level
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LBC2518T150K | INDUCTOR WOUND 15UH 285MA 1007 |
| GBM22DTBT-S189 | CONN EDGECARD 44POS R/A .156 SLD |
| 6754410-6 | CA,XG,MTRJ-SC |
| 5492591-2 | CA 50/125UMRIS SCDUP/2.5BAY 2M1 |
| RP60-2412SG/N | CONV DC/DC 60W 18-36VIN 12VOUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Si5322-B-GM | 功能描述:時鐘合成器/抖動清除器 PIN-PROGRAMMABLE CLK MULTIPLIER 1 OUT RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SI5322-B-GMR | 制造商:Silicon Laboratories Inc 功能描述:PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER, 2 OUTPUTS - Tape and Reel |
| Si5322-C-GM | 功能描述:時鐘合成器/抖動清除器 PIN-PROGRAMMABLE CLK MULTIPLIER 1 OUT RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SI5322-C-GMR | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Pin-Ctrl Precision Clk Xplier 2/2 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SI5323 | 制造商:SILABS 制造商全稱:SILABS 功能描述:Pin-Controlled 1_710 MHz Jitter Cleaning Clock |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。