參數(shù)資料
型號(hào)： SI5110-H-GL
廠商： Silicon Laboratories Inc
文件頁(yè)數(shù)： 6/36頁(yè)
文件大小： 0K
描述： IC TXRX SONET/SDH LP HS 99LFBGA
標(biāo)準(zhǔn)包裝： 168
系列： SiPHY™
類型： 收發(fā)器
驅(qū)動(dòng)器/接收器數(shù)： 1/1
規(guī)程： SONET/SDH
電源電壓： 1.71 V ~ 1.89 V
安裝類型： 表面貼裝
封裝/外殼： 99-LBGA
供應(yīng)商設(shè)備封裝： 99-BGA（11x11）
包裝： 托盤
Si5110
14
Rev. 1.5
The LOS detection circuitry is disabled by tieing the
LOSLVL input to VREF. This forces the LOS output
high.
5.2.3. Slice Level Adjustment
The limiting amplifier allows adjustment of the 0/1
decision threshold, or slice level, to allow optimization of
bit-error-rates (BER) for demanding applications such
as long-haul links. The Si5110 provides two different
modes of slice level adjustment: Absolute Slice mode
and Proportional Slice mode. The mode is selected
using the SLICEMODE input.
In either mode, the slice level is set by applying a dc
voltage to the SLICELVL input. The mapping of the
voltage on the SLICELVL pin to the 0/1 decision
threshold voltage (or slice voltage) depends on the
selected mode of operation.
The SLICELVL mapping for Absolute Slice mode
(SLICEMODE = 0) is given in Figure 6 on page 16. The
linear region of this curve can be approximated by the
following equation:
Equation 6
where VLEVEL is the effective slice level referred to the
RXDIN input, VSLICELVL is the voltage applied to the
SLICELVL pin, and VREF is the reference voltage
provided by the Si5110 on the VREF output pin
(nominally 1.25 V).
The SLICELVL mapping for Proportional Slice mode
(SLICEMODE = 1) is given in Figure 7 on page 17. The
linear region of this curve can be approximated by the
following equation:
Equation 7
where VLEVEL is the effective slice level referred to the
RXDIN input, VSLICELVL is the voltage applied to the
SLICELVL pin, VREF is the reference voltage provided
by the Si5110 on the VREF output pin, and VRXDIN(PP) is
the peak-to-peak voltage level of the receive data signal
applied to the RXDIN input.
The slice level adjustment function can be disabled by
tieing the SLICELVL input to VREF. When slice level
adjustment is disabled, the effective slice level is set to
0 mV relative to internally biased input common mode
voltage for RXDIN.
5.3. Clock and Data Recovery (CDR)
The Si5110 uses an integrated CDR to recover clock
and data from a non-return to zero (NRZ) signal input on
RXDIN. The recovered clock is used to regenerate the
incoming data by sampling the output of the limiting
amplifier at the center of the NRZ bit period.
5.3.1. Sample Phase Adjustment
In
applications
where
data
eye
distortions
are
introduced by the transmission medium, it may be
desirable to recover data by sampling at a point that is
not at the center of the data eye. The Si5110 provides a
sample
phase
adjustment
capability
that
allows
adjustment of the CDR sampling phase across the NRZ
data period. When sample phase adjustment
is
enabled, the sampling instant used for data recovery
can be moved over a range of approximately ±22 ps
relative to the center of the incoming NRZ bit period.
The sample phase is set by applying a dc voltage to the
PHASEADJ input. The mapping of the voltage present
on the PHASEADJ input to the sample phase sampling
offset is given in Figure 8. The linear region of this curve
can be approximated by the following equation:
Equation 8
where
Phase
Offset
is
the
sampling
offset
in
picoseconds from the center of the data eye, VPHASEADJ
is the voltage applied to the PHASEADJ pin, and VREF
is the reference voltage provided by the Si5110 on the
VREF output pin (nominally 1.25 V). A positive phase
offset adjusts the sampling point to lead the default
sampling point (the center of the data eye) and a
negative phase offset adjusts the sampling point to lag
the default sampling point.
Data recovery using a sampling phase offset is disabled
by tieing the PHASEADJ input to VREF. This forces a
phase offset of 0 ps to be used for data recovery.
5.3.2. Receiver Lock Detect
The Si5110 provides lock-detect circuitry that indicates
whether the PLL has achieved frequency lock with the
incoming data. This circuit compares the frequency of a
divided down version of the recovered clock with the
frequency of the supplied reference clock. The Si5110
will use either REFCLK or TXCLK4IN as the reference
clock input signal, depending on the state of the
REFSEL
input.
If
the
(divided)
recovered
clock
frequency deviates from that of the reference clock by
more than the amount specified in Table 5 on page 9,
the CDR is declared out of lock, and the loss-of-lock
(RXLOL) pin is asserted. In this state, the CDR attempts
to reacquire lock with the incoming data stream. During
V
LEVEL
V
SLICELVL
VREF
0.4
–
0.375
0.005
–
V
LEVEL
V
SLICELVL
VREF
0.4
–
V
RXDIN PP
0.95
0.03
V
RXDIN PP
–
=
Phase Offset
85 ps/V
V
PHASEADJ
0.4
VREF
–
相關(guān)PDF資料
PDF描述
MAX11206EEE+T IC ADC 20BIT 16QSOP
GTC06A-20-18P CONN PLUG 9POS STRAIGHT W/PINS
IDT723634L15PF8 IC FIFO SYNC 512X36X2 128QFP
MAX11626EEE+T IC ADC 12BIT 4CH 16QSOP
IDT72815LB25BG8 IC FIFO SYNC DUAL 512X18 121BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5110-H-XL4 制造商:Silicon Laboratories Inc 功能描述:OC-48 TRANSCEIVER, LIA, CDR, 4:1 MUX, 1:4 DEMUX - Rail/Tube
SI5110-H-ZL3 制造商:Silicon Laboratories Inc 功能描述:OC-48 TRANSCEIVER, LIA, CDR, 4:1 MUX, 1:4 DEMUX - Rail/Tube
SI511BBA200M000BAGR 制造商:Silicon Laboratories Inc 功能描述:SLLSI511BBA200M000BAGR OSC (200MHZ)
SI51210 制造商:SILABS 制造商全稱:SILABS 功能描述:TWO OUTPUTS FACTORY PROGRAMMABLE CLOCK GENERATOR
Si51210-A01AFM 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 6 TDFN microClockgen SL Clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*