- 您現(xiàn)在的位置：買賣IC網 > PDF目錄9967 > SI5100-H-BL (Silicon Laboratories Inc)IC TXRX SONET/SDH LP HS 195-PBGA PDF資料下載
參數資料
| 型號： | SI5100-H-BL |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數： | 8/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX SONET/SDH LP HS 195-PBGA |
| 標準包裝： | 119 |
| 系列： | SiPHY™ |
| 類型： | 收發(fā)器 |
| 驅動器/接收器數： | 1/1 |
| 規(guī)程： | SONET/SDH |
| 電源電壓： | 1.71 V ~ 1.89 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 195-LBGA |
| 供應商設備封裝： | 195-BGA（15x15） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Si5100
16
Rev. 1.5
than the amount specified in Table 5 on page 10.
The RXLOL output is asserted automatically if a valid
reference clock is not detected.
The RXLOL output is also asserted whenever the loss
of signal alarm (LOS) is active, provided that the LTR
input is set high (i.e. provided that the device is not
configured for lock-to-reference mode).
5.3.3. Lock-to-Reference
The lock-to-reference (LTR) input can be utilized to
ensure the presence of a stable output clock during a
loss-of-signal alarm (LOS). When LTR is asserted, the
CDR is prevented from phase locking to the data signal
and the CDR locks the RXCLKOUT1 and RXCLKOUT2
outputs to the reference clock. In typical applications,
the LOS output is tied to the LTR input to force a stable
output clock during a loss-of-signal condition.
5.4. Deserialization
The Si5100 deserializes the high-speed data from the
CDR and outputs the deserialized data on the 16-bit
parallel data bus RXDOUT[15:0]. The demultiplexer
used for deserialization is configured by the MODE16
pin to output either 4-bit or 16-bit data words on the bus.
The data words are output on RXDOUT[15:0] with the
rising edge of RXCLK1. When the demultiplexer is
configured to output 4-bit data words, the data is output
on RXDOUT[3:0].
5.4.1. Serial Input to Parallel Output Relationship
The Si5100 provides the capability to select the order in
which the received serial data is mapped to the parallel
output bus RXDOUT[15:0]. The mapping of the receive
bits to the output data word is controlled by the
RXMSBSEL input. When RXMSBSEL is set low, the
first bit received is output on RXDOUT0, and the
following bits are output in order on RXDOUT1 through
RXDOUT15
(RXDOUT1
through
RXDOUT3
if
MODE16 = 0). When RXMSBSEL is set high, the first
bit received is output on RXDOUT15 (RXDOUT3), and
the following bits are output in order on RXDOUT14
(RXDOUT2) through RXDOUT0.
5.5. Voltage Reference Output
The Si5100 provides an output voltage reference that
can be used by external circuitry to set the LOS
threshold, slicing level, or sampling phase adjustment
input voltage levels. One possible implementation uses
a resistor divider to set the control voltage for the
LOSLVL,
SLICELVL,
or
PHASEADJ
inputs.
An
alternative is the use of a digital-to-analog converters
(DACs) to set the control voltages. With this approach,
VREF is used to set the range of the DAC outputs. The
voltage on the VREF output is nominally 1.25 V.
Figure 4. Typical LOSLVL Transfer Curve, Absolute Slice Mode (SLICEMODE = 0)
0
50
100
150
200
250
300
350
0
0.05
0.1
0.15
0.2
0.25
0.3
0.35
0.4
LOSLV (V)
V
LO
S
(m
V)
Assert
DeAssert
V L
O
S
=
.9
58
LOS
LV
L
V LO
S
= .
76
2 L
OS
LV
L
相關PDF資料 |
PDF描述 |
|---|---|
| MS27484E8A98P | CONN PLUG 3POS STRAIGHT W/PINS |
| MS27474P14B5P | CONN RCPT 5POS JAM NUT W/PINS |
| SI5100-H-GL | IC TXRX SONET/SDH LP HS 195PBGA |
| IDT72V3650L7-5BB | IC FIFO SS 2048X36 7-5NS 144BGA |
| MS27513E22F21PB | CONN RCPT 21POS BOX MNT W/PINS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| Si5100-H-GL | 功能描述:電信線路管理 IC OC-48 STM-16 SONET SDH Trnscvr 1:16 RoHS:否 制造商:STMicroelectronics 產品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI-51010-F | 制造商:Bel Fuse 功能描述:- Trays |
| SI-51011-F | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-51011-F |
| SI-51012-F | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-51012-F |
| SI-51013-F | 制造商:Bel Fuse 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。