
Si5017
8
Rev. 1.5
Table 3. AC Characteristics (Clock and Data)
(VDD = 3.3 V ±5%, TA = –40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Output Clock Rate
fCLK
2.4
—
2.7
GHz
Output Clock Rise Time
tR
—
70
90
ps
Output Clock Fall Time
tF
—
70
90
ps
Output Clock Duty Cycle
48
50
52
% of
UI
Output Data Rise Time
tR
—
80
110
ps
Output Data Fall Time
tF
—
80
110
ps
Clock to Data Delay
FEC (2.7 Gbps)
OC-48
tCr-D
190
230
265
ps
Clock to Data Delay
FEC (2.7 Gbps)
OC-48
tCf-D
–70
–60
–40
–30
–10
0
ps
Input Return Loss
100 kHz–1.5 GHz
1.5 GHz–4.0 GHz
–15
–10
—
dB
Slicing Level Offset
(relative to the internally set input
common mode voltage)
VSLICE
SLICE_LVL = 750 mV to
2.25 V
Loss-of-Signal Range*
(peak-to-peak differential)
VLOS
LOS_LVL = 1.50 to 2.50 V
0
—
40
mV
Loss-of-Signal Response Time
tLOS
8
20
25
s
*Note: Adjustment voltage is calculated as follows:
VLOS = (LOS_LVL – 1.50)/25.