參數(shù)資料
型號： SI3225PPTX-EVB
廠商： Silicon Laboratories Inc
文件頁數(shù)： 82/112頁
文件大?。?/td> 0K
描述： BOARD EVAL W/DISCRETE INTERFACE
設計資源： Si3225PPTX-EVB Schematics/Layout
標準包裝： 1
系列： ProSLIC®
主要目的： 接口，模擬前端（AFE）
已用 IC / 零件： Si3225
已供物品： 板，CD
Si3220/25 Si3200/02
Rev. 1.3
71
Not
Recommended
fo
r N
ew
D
esi
gn
s
attenuation for signals above 3.4 kHz are part of the
combined decimation filter characteristic of the A/D
converter. One more digital filter, THPF, is available in
the transmit path. THPF implements the high-pass
attenuation requirements for signals below 65 Hz. An
equalizer block then equalizes the transmit signal path
to compensate for series protection resistance, RPROT,
outside of the ac-sensing inputs. The linear PCM data
stream output from the equalizer block is amplified by
the transmit-path programmable gain amplifier, TPGA,
which can be programmed from –
to 6 dB. The DTMF
decoder receives the linear PCM data stream and
performs the digit extraction if enabled by the user. The
final step in the transmit path signal processing is the
A-law or -law compression, which can reduce the data
stream word width to 8 bits. Depending on the PCM
mode select register selection, every 8-bit compressed
serial data word occupies one time slot on the PCM
highway, or every 16-bit uncompressed serial data
word occupies two time slots on the PCM highway.
3.25.2. Receive Path
In the receive path, the optionally-compressed 8-bit
data is first expanded to 16-bit words. The PCMF
register bit can bypass the expansion process so that
two 8-bit words are assembled into one 16-bit word.
RPGA is the receive path programmable gain amplifier,
which can be programmed from –
dB to 6 dB. An
8 kHz, 16-bit signal is then provided to a D/A converter.
An analog mute function is provided directly after the
D/A converter. When not muted, the resulting analog
signal is applied at the input of the transconductance
amplifier, Gm, which drives the off-chip current buffer,
IBUF.
3.25.3. TPGA/RPGA Gain/Attenuation Blocks
The TPGA and RPGA blocks are essentially linear
multipliers with the structure illustrated in Figure 39.
Both blocks can be independently programmed from –
to +6 dB (0 to 2 linear scale). The TXGAIN and RXGAIN
RAM locations are used to program each block. A
setting of 0000h mutes all audio signals; a setting of
4000h passes the audio signal with no gain or
attenuation (0 dB), and a setting of 7FFFh provides the
maximum 6 dB of gain to the incoming audio signal. The
device signal scaling assumes that dBm is always
referenced to 600
. To compensate for this, the correct
RXGAIN and TXGAIN settings are given in the
coefficient generator software. The DTXMUTE and
DRXMUTE bits in the DIGCON register are also
available to allow muting of the transmit and receive
paths without requiring modifications to the TXGAIN or
RXGAIN settings.
3.25.4. TXEQ/RXEQ Equalizer Blocks
The TXEQ and RXEQ blocks (see Figure 11 on page
25) represent 4-tap filters that can be used to equalize
the transmit and receive paths, respectively. The
transmit path equalizer is controlled by the TXEQCO0-
TXEQCO3 RAM locations, and the receive path
equalizer is controlled by the RXEQCO0-RXEQCO3
RAM locations. The Si322x Coefficient Generator
software uses these filters in calculating the ac
impedance coefficients for optimal ac performance.
Refer to “AN63: Si322x Coefficient Generator User’s
Guide” for detailed information regarding the calculation
of ac impedance coefficients.
Figure 39. TPGA and RPGA structure
3.25.5. Audio Characteristics
The dominant source of distortion and noise in both the
transmit and receive paths is the quantization noise
introduced by the -law or the A-law compression
process. Figure 5 on page 21 specifies the minimum
Signal-to-Noise and Distortion Ratio for either path for a
sine wave input of 200 Hz to 3400 Hz.
Both the -law and the A-law speech encoding allow the
audio codec to transfer and process audio signals larger
than 0 dBm0 without clipping. The maximum PCM code
is generated for a -law encoded sine wave of
3.17 dBm0
or
an
A-law
encoded
sine
wave
of
3.14 dBm0. The device overload clipping limits are
driven by the PCM encoding process. Figure 6 on page
22 shows the acceptable limits for the analog-to-analog
fundamental power transfer-function, which bounds the
behavior of the device.
The transmit path gain distortion versus frequency is
shown in Figure 7 on page 22. The same figure also
presents the minimum required attenuation for out-of-
band analog signals applied on the line. The presence
of a high-pass filter transfer function ensures at least
30 dB of attenuation for signals below 65 Hz. The low-
pass filter transfer function attenuates signals above
3.4 kHz. It is implemented as part of the A-to-D
converter.
TPGA or RPGA
PCM
In
PCM
Out
X
M
where M = {0, 1/16384, 2/16384,...32767/16384}
相關(guān)PDF資料
PDF描述
LGU2E181MELY CAP ALUM 180UF 250V 20% SNAP
SI3225DCX-EVB DAUGHTER CARD W/DISCRETE INTRFC
SK102M050ST CAP ALUM 1000UF 50V 20% RADIAL
M3TTK-3036J IDC CABLE - MSD30K/MC34G/MSD30K
SI3225DC0-EVB DAUGHTER CARD W/SI3200 INTERFACE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3225-X-FQ 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
SI3225-X-GQ 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
SI3226 制造商:SILABS 制造商全稱:SILABS 功能描述:Dual ProSLIC㈢ with DC-DC Controller
SI32260 制造商:SILABS 制造商全稱:SILABS 功能描述:Two complete FXS channels in 8X8 mm Perfroms all BORSCHT functions ldel for short-or long-loop applications
SI32260CBB20SL0EVB 制造商:Silicon Laboratories Inc 功能描述:BOARD EVAL SI32260-C DUAL FXS
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*