- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10989 > SI3210-KT (Silicon Laboratories Inc)IC PROSLIC W/DC-DC CONV 38TSSOP PDF資料下載
參數(shù)資料
| 型號： | SI3210-KT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 78/148頁 |
| 文件大小： | 0K |
| 描述： | IC PROSLIC W/DC-DC CONV 38TSSOP |
| 標準包裝： | 50 |
| 系列： | ProSLIC® |
| 功能： | 用戶線路接口概念（SLIC），CODEC |
| 接口： | PCM，SPI |
| 電路數(shù)： | 1 |
| 電源電壓： | 3.3V，5V |
| 電流 - 電源： | 88mA |
| 功率（瓦特）： | 700mW |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 38-TFSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 38-TSSOP |
| 包裝： | 管件 |
| 包括： | BORSCHT 功能，DTMF 生成和解碼，F(xiàn)SK 生成，脈沖測量生成，語音回送測試模式 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁當前第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁
Si3210/Si3211
Rev. 1.61
35
Not
Recommended
fo
r N
ew
D
esi
gn
s
Figure 18. Loop Closure Detection
2.1.6. Loop Closure Transition Detection
A loop closure transition event signals that the terminal equipment has gone from on-hook to off-hook or from off-
hook to on-hook; detection occurs while the ProSLIC linefeed is in its on-hook transmission or active states. The
ProSLIC performs loop closure detection digitally using its on-chip monitor A/D converter. The functional blocks
required to implement loop closure detection are shown in Figure 18. The primary input to the system is the Loop
Current Sense value provided in the LCS register (direct Register 79). The LCS value is processed in the Input
Signal Processor when the ProSLIC is in the on-hook transmission or active linefeed state, as indicated by the
Linefeed Shadow register, LFS[2:0] (direct Register 64). The data then feeds into a programmable digital low-pass
filter, which removes unwanted ac signal components before threshold detection.
The output of the low-pass filter is compared to a programmable threshold, LCRT (indirect Register 28). The
threshold comparator output feeds a programmable debouncing filter. The output of the debouncing filter remains
in its present state unless the input remains in the opposite state for the entire period of time programmed by the
loop closure debounce interval, LCDI (direct Register 69). If the debounce interval has been satisfied, the LCR bit
will change state to indicate that a valid loop closure transition has occurred. A loop closure transition interrupt is
generated if enabled by the LCIE bit (direct Register 22). Table 26 lists the registers that must be written or
monitored to correctly detect a loop closure condition.
2.1.7. Loop Closure Threshold Hysteresis
Silicon revisions C and higher support the addition of programmable hysteresis to the loop closure threshold, which
can be enabled by setting HYSTEN = 1 (direct Register 108, bit 0). The hysteresis is defined by LCRT (indirect
Register 28) and LCRTL (indirect Register 43), which set the upper and lower bounds, respectively.
2.1.8. Voltage-Based Loop Closure Detection
Silicon revisions C and higher also support an optional voltage-based loop closure detection mode, which is
enabled by setting LCVE = 1 (direct Register 108, bit 2). In this mode, the loop voltage is compared to the loop
closure threshold register (LCRT), which represents a minimum voltage threshold instead of a maximum current
threshold. If hysteresis is also enabled, LCRT represents the upper voltage boundary, and LCRTL represents the
lower voltage boundary for hysteresis. Although voltage-based loop closure detection is an option, the default
current-based loop closure detection is recommended.
ISP_OUT
NCLR
LCDI
Input
Signal
Processor
Digital
LPF
Loop Closure
Threshold
D ebounce
Filter
+
–
LCR
LCIP
LCIE
Interrupt
Logic
LCS
LVS
LCVE
LFS
LCRTL
LCRT
HYSTEN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-260-IX-S | CONVERTER MOD DC/DC 5V 75W |
| VE-25H-IX-S | CONVERTER MOD DC/DC 52V 75W |
| MC56F8246MLF | DSC 48K FLASH 60MHZ 48-LQFP |
| S9S08AW60E5MFGE | MCU 60KB FLASH AUTO 44-LQFP |
| MC9S08DN32AMLF | IC MCU 32K FLASH 1.5K RAM 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3210-KTR | 功能描述:電信線路管理 IC Sgl Ch SLIC/Codec w/ DTMF Decoder RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3210M-BT | 功能描述:電信線路管理 IC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3210M-BTR | 功能描述:射頻無線雜項 Sgl Ch SLIC/Codec w/ MOSFET Decoder RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel |
| SI3210MDC1-EVB | 功能描述:子卡和OEM板 Si3210M Daughter Crd W/ SI3201 INTERFACE RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| SI3210MDCQ1-EVB | 功能描述:子卡和OEM板 Si3210MQFN DAUGHTER CARD RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。