參數(shù)資料
型號(hào)： sda 9254-2
廠商： SIEMENS AG
英文描述： 2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) with On-chip Noise Reduction Filter(應(yīng)用于TV的2.6 M位動(dòng)態(tài)存儲(chǔ)器)
中文描述： 2.6兆比特的動(dòng)態(tài)影視順序訪問(wèn)應(yīng)用程序的內(nèi)存（電視，SAM）的具有片上降噪過(guò)濾器（應(yīng)用于電視的260萬(wàn)位動(dòng)態(tài)存儲(chǔ)器）
文件頁(yè)數(shù)： 7/32頁(yè)
文件大小： 182K
代理商： SDA 9254-2
SDA 9254-2
Semiconductor Group
7
1998-01-16
Write Transfer from Latch C to Memory (RE)
The data of latch C are transferred to the preaddressed location of the memory array at the rising
edge of RE, if the mode bits were set to H (M1) and L (M0), see “Addressing and Mode Control.”
Addressing and Mode Control (SAR, SAC, SCAD, RE)
The serial 8-bit row address SAR and the 8-bit column address/mode code SAC are serially shifted
into the TV-SAM (LSB first) at rising edge of the address clock SCAD. After 8 SCAD cycles, the
falling edge of RE internally latches SAR and SAC. The column address itself needs only 6 bits. The
last 2 bits of SAC are defined as mode bits and determine the read/write and refresh operation of
the memory arrays to be triggered by the RE signal.
Read Transfer from Memory to Latch A or B (RE)
Memory data from a preaddressed location are transferred to latch A or B at the falling edge of RE,
depending on the mode control bits, see “Addressing and Mode Control”.
Data Transfer from Latch A to Shift Register A (RA)
The data of latch A are transferred to shift register A at the falling edge of the read transfer signal
RA. If the timing restrictions between RA and the shift clock SCA are taken into account, a
continuous data flow at output SQA without interrupts is possible. This transfer operation is
independent on all other transfer operations except for a small forbidden time window conditioned
by the memory to latch A transfer.
Data Transfer from Latch B to Shift Register B (RB)
The data of latch B are transferred to shift register B at the falling edge of the read transfer signal
RB. If the timing restrictions between RB and the shift clock SCB are taken into account, a
continuous data flow at memory output port B without interrupts is possible. This transfer operation
is independent on all other transfer operations except for a small forbidden time window conditioned
by the memory to latch B transfer.
For correct operation of the recursive filtering the memory output data at port B must be in phase
with the input data SDC. This restriction forces a fixed space of time between RB and WT of 25
clock periods of SCB (see
diagram 8
).
Mode Bit M1
Mode Bit M0
Operation
L
L
Read transfer from memory to latch A
L
H
Read transfer from memory to latch B
H
L
Write transfer from latch C to memory
H
H
Refresh with internal row address
相關(guān)PDF資料
PDF描述
sda 9290-6 Picture Processor(圖象處理器)
sda 9389x Single-Chip Picture in Picture IC(單芯片畫(huà)中畫(huà)IC)
sda 9488x Single-Chip Picture in Picture IC(單芯片畫(huà)中畫(huà)IC)
sda 9489x Single-Chip Picture in Picture IC(單芯片畫(huà)中畫(huà)IC)
SDA2082 application-oriented single-chip microcomputer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SDA9254-2 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) with On-chip Noise Reduction Filter
SDA9255 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:SRC-Scan Rate Converter SDA9255
SDA9257 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Clock Sync Generator
SDA9270 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics
SDA9280 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*