- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372130 > SCN68652AC2F40 (NXP SEMICONDUCTORS) Multi-protocol communications controller MPCC PDF資料下載
參數(shù)資料
| 型號： | SCN68652AC2F40 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Multi-protocol communications controller MPCC |
| 中文描述： | 1 CHANNEL(S), 2M bps, MULTI PROTOCOL CONTROLLER, CDIP40 |
| 封裝： | CERAMIC, DIP-40 |
| 文件頁數(shù)： | 21/28頁 |
| 文件大小： | 651K |
| 代理商： | SCN68652AC2F40 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Philips Semiconductors
Product specification
SCN2652/SCN68652
Multi-protocol communications controller (MPCC)
1995 May 01
21
TIMING DIAGRAMS
(Continued)
RECEIVE END OF MESSAGE
RxC
RxDA
DBEN
(8-BIT)
READ
DATA
READ
STATUS
RxE
2
RxA
3
NOTES:
1.
At the end of a BOP message, RxSA goes high when FLAG detection (S/F 1) forces REOm to be set. Processor should read the last data character (RDSR
) and status (RDSR
H
)
which resets RxDA and RxSA respectively. For BCP end of message, RxSA may not be set and S/F = 0. The processor should read the last data character and status.
2.
RxE must be dropped for BCP with non-contiguous messages. It may be left on at the end of a BOP message (see BOP Receive Operation).
3.
RxA is reset relative to the falling edge of RxC after the closing FLAG of a BOP message (REOM = 1 and RxSA active.) or when RxE is dropped.
RxSA
1
S/F
SD00072
Figure 17. Timing Diagrams (cont.)
TYPICAL APPLICATIONS
SCN2652 MPCC MICROPROCESSOR INTERFACE
NOTES:
1.
Possible
μ
P interrupt requests are: RxDA RxSA TxBE TxU
2.
Other SCN2652 status signals and possible uses are S F line idle indicator, frame delimiter. RxA handshake on RxE, line turn around control. TxA handshake on TxE, line turn
around control.
3.
Line drivers/receivers (LD/LR) convert EIA to TTL voltages and vice-versa.
4.
RTS should be dropped after the CRC (BCP) or FLAG (BOP) has been transmitted. This forces CTS low and TxE low.
5.
Corresponding high and low order bits of DB must be OR tied.
RESET
CLOCK
8-BIT
μ
P
Φ
DATA BUS
ADDRESS CONTROL
TS BUFFER
MODEM
CONTROL
LOGIC
STATUS
MPCC
SCN2652
DB0–DB7
A2–A0, R/W DBEN CE
“1”
BYTE
RxE
TxE
DCD
CTS
LR
TxC
SYNCHRO-
NOUS
MODEM
LR
RxC
LD
TxSO
LR
RxSI
RTS, CTS,
DTR, DSR,
DCD
RESET
SD00073
Figure 18. Typical Applications
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SCN26562C2A52 | Communications Controller |
| SCN26562C2N48 | Communications Controller |
| SCN2681AC1F40 | UART |
| SCN2681TC1A44A | UART |
| SCN2681TC1N40A | UART |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SCN68652AC2N40 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multi-protocol communications controller MPCC |
| SCN68661 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced programmable communications interface EPCI |
| SCN68681 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual asynchronous receiver/transmitter DUART |
| SCN68681C1A44 | 制造商:PHILIPS 功能描述:SCN68681C1A44 制造商:NXP Semiconductors 功能描述: 制造商:NXP Semiconductors 功能描述:UART, 44 Pin, Plastic, PLCC |
| SCN68681C1N40 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual asynchronous receiver/transmitter DUART |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。