- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376340 > SCF5250PV120 (Motorola, Inc.) SCF5250 Integrated ColdFire Microprocessor PDF資料下載
參數(shù)資料
| 型號： | SCF5250PV120 |
| 廠商： | Motorola, Inc. |
| 英文描述： | SCF5250 Integrated ColdFire Microprocessor |
| 中文描述： | SCF5250提供了集成的ColdFire微處理器 |
| 文件頁數(shù)： | 13/48頁 |
| 文件大?。?/td> | 767K |
| 代理商： | SCF5250PV120 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Signal Descriptions
SCF5250 Integrated ColdFire Microprocessor Data Sheet, Rev. 1.1
Freescale Semiconductor
13
4.3.1
Address Bus
The address bus provides the address of the byte or most significant byte of the word or longword
being transferred.The address lines also serve as the DRAM address pins, providing multiplexed
row and column address signals.
Bits 23 down to 1 and 24 of the address are available. A24 is intended to be used with 256 Mbit
DRAM’s. Signals are named:
— A[23:1]
— A20/24
4.3.2
Read-Write Control
This signal indicates during any bus cycle whether a read or write is in progress. A low is write cycle and
a high is a read cycle.
4.3.3
Output Enable
The OE signal is intended to be connected to the output enable of asynchronous memories connected to
chip selects. During bus read cycles, the ColdFire processor will drive OE low.
4.3.4
Data Bus
The data bus (D[31:16]) is bi-directional and non-multiplexed. Data is registered by the SCF5250 on the
rising clock edge. The data bus uses a default configuration if none of the chip-selects or DRAM bank
match the address decode. All 16 bits of the data bus are driven during writes, regardless of port width or
operand size.
4.3.5
Transfer Acknowledge
The TA/GPIO12 pin is the transfer acknowledge signal.
4.4
SDRAM Controller Signals
The following SDRAM signals provide a glueless interface to external SDRAM. An SDRAM width of 16
bits is supported and can access as much as 32MB of memory. ADRAMs are not supported.
Table 4. SDRAM Controller Signals
SDRAM Signal
Description
Synchronous DRAM row address strobe
The SDRAS/GPIO59 active low pin provides a seamless interface to the
RAS input on synchronous DRAM
Synchronous DRAM Column Address StrobeThe SDCAS/GPIO39 active low pin provides a seamless interface to
CAS input on synchronous DRAM.
Synchronous DRAM Write
The SDWE/GPIO38 active-low pin is asserted to signify that a SDRAM
write cycle is underway. This pin outputs logic ‘1’ during read bus cycles.
相關PDF資料 |
PDF描述 |
|---|---|
| SCF5250VM120 | SCF5250 Integrated ColdFire Microprocessor |
| SCM20014 | VGA Digital Image Sensor(VGA數(shù)字圖像傳感器) |
| SCM6323ATS10A | 64K x 16 Bit 3.3 V Asynchronous Fast Static RAM |
| SCM6323AYJ10A | 64K x 16 Bit 3.3 V Asynchronous Fast Static RAM |
| SCM6323AYJ10AR | 64K x 16 Bit 3.3 V Asynchronous Fast Static RAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SCF5250VM120 | 功能描述:MCU 32BIT 120MHZ AUD 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:SCF52xx 標準包裝:1 系列:87C 核心處理器:MCS 51 芯體尺寸:8-位 速度:16MHz 連通性:SIO 外圍設備:- 輸入/輸出數(shù):32 程序存儲器容量:8KB（8K x 8） 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4 V ~ 6 V 數(shù)據(jù)轉換器:- 振蕩器型:外部 工作溫度:0°C ~ 70°C 封裝/外殼:44-DIP 包裝:管件 其它名稱:864285 |
| SCF5251VM | 制造商:Freescale Semiconductor 功能描述: |
| SCF54417M0CMJ250 | 制造商:Freescale Semiconductor 功能描述:COLDFIREV4M CORE - Bulk |
| SCF5740 | 功能描述:LED 顯示器和配件 5x7 Red 0.27" 4-CHARACTER RoHS:否 制造商:Avago Technologies 顯示器類型:7 Segment 數(shù)位數(shù)量:2 字符大小:7.8 mm x 14.22 mm 照明顏色:Red 波長:628 nm 共用管腳:Common Anode 工作電壓:2.05 V 工作電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 35 C 封裝:Tube |
| SCF5741 | 制造商:OSRAM 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。