參數(shù)資料
型號(hào)： SCAN92LV090
廠商： National Semiconductor Corporation
英文描述： 9 Channel Bus LVDS Transceiver with 1149.1 Access
中文描述： 9頻道總線LVDS收發(fā)器1149.1訪問(wèn)
文件頁(yè)數(shù)： 7/13頁(yè)
文件大?。?/td> 701K
代理商： SCAN92LV090
Applications Information
General application guidelines and hints may be found in the
following application notes: AN-808, AN-1108, AN-977,
AN-971, and AN-903.
There are a few common practices which should be implied
when designing PCB for Bus LVDS signaling. Recom-
mended practices are:
Use at least 4 PCB board layer (Bus LVDS signals,
ground, power and TTL signals).
Keep drivers and receivers as close to the (Bus LVDS
port side) connector as possible.
Bypass each Bus LVDS device and also use distributed
bulk capacitance between power planes. Surface mount
capacitors placed close to power and ground pins work
best. Two or three high frequency, multi-layer ceramic
(MLC) surface mount (0.1 μF, 0.01 μF, 0.001 μF) in
parallel should be used between each V
and ground.
The capacitors should be as close as possible to the V
CC
pin.
Multiple vias should be used to connect V
CC
and Ground
planes to the pads of the by-pass capacitors.
In addition, randomly distributed by-pass capacitors
should be used.
Use the termination resistor which best matches the dif-
ferential impedance of your transmission line.
Leave unused Bus LVDS receiver inputs open (floating).
Limit traces on unused inputs to
<
0.5 inches.
Isolate TTL signals from Bus LVDS signals
MEDIA (CONNECTOR or BACKPLANE) SELECTION:
Use controlled impedance media. The backplane and
connectors should have a matched differential imped-
ance.
Test Circuits and Timing Waveforms
TABLE 1. Functional Table
MODE SELECTED
DRIVER MODE
RECEIVER MODE
TRI-STATE MODE
LOOP BACK MODE
DE
H
L
L
H
RE
H
L
H
L
TABLE 2. Transmitter Mode
INPUTS
OUTPUTS
DO+
L
H
X
Z
DE
H
H
H
L
D
IN
L
H
DO
H
L
X
Z
0.8V
<
D
IN
<
2.0V
X
TABLE 3. Receiver Mode
INPUTS
(RI+) – (RI)
L (
<
100 mV)
H (
>
+100 mV)
100 mV
<
V
ID
<
+100 mV
X
OUTPUT
RE
L
L
L
L
H
X
H
Z
X = High or Low logic state
L = Low state
Z = High impedance state
H = High state
10124203
FIGURE 1. Differential Driver DC Test Circuit
S
www.national.com
7
相關(guān)PDF資料
PDF描述
SCAN92LV090SLC 9 Channel Bus LVDS Transceiver w/ Boundary SCAN
SCAN92LV090VEH HEATSINK TO-220 H=2.5 BLK W/PIN
SCANPSC100F Embedded Boundary Scan Controller(嵌入式邊界掃描控制器)
SCANPSC110F SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port(掃描橋分層多點(diǎn)可設(shè)定地址的JTAG端口)
SCANPSC110 SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SCAN92LV090_06 制造商:NSC 制造商全稱:National Semiconductor 功能描述:9 Channel Bus LVDS Transceiver w/ Boundary SCAN
SCAN92LV090SLC 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel
SCAN92LV090SLC/NOPB 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel
SCAN92LV090VEH 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel
SCAN92LV090VEH/NOPB 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*