參數(shù)資料
型號(hào)： SC26L198A1A
廠商： NXP SEMICONDUCTORS
元件分類： 微控制器/微處理器
英文描述： Octal UART with TTL compatibility at 3.3V and 5V supply voltages
中文描述： 8 CHANNEL(S), 500K bps, SERIAL COMM CONTROLLER, PQCC84
封裝： PLASTIC, LCC-84
文件頁(yè)數(shù)： 12/49頁(yè)
文件大?。?/td> 358K
代理商： SC26L198A1A
Philips Semiconductors
Product specification
SC26C198 SC68C198
SC26L198 SC68L198
Octal UART with TTL compatibility at 3.3V
and 5V supply voltages
1995 May 1
347
Table 1. Interrupt Arbitration Priority
Type
Change of Break
Change of State
áááááááááá
áááááááááá
áááááááááá
áááááááááááááááááááááááááááááááááá
áááá
ááááááááááá
B9
RxFIFO Byte Count –1
Programmed Field
Programmed Field
ááá
B8
áááá
B7
ááá
B6
áááá
áááá
B5
ááá
ááá
B4
1
1
áááá
áááá
B3
1
0
0
ááááááá
ááááááá
Bits 2:0
Channel No
Channel No
áááááááááá
ááááááááááá
ááááááááááá
ááááááááááá
áááá
ááá
ááá
áááá
áááá
ááááááá
ááááááá
áááááááááá
ááááááááááá
ááááááááááá
0
1
ááá
áááá
ááááááá
áááááááááá
ááááááááá
ááááááááááá
0
0
ááá
áááá
ááááááá
áááááááááá
ááááááááááá
ááááááááá
ááááááá
áááááááááááááááááááááááááááááááááá
áááááááááá
ááááááááááááááááááá
ááááááá
áááááááááá
Threshold
Note several characteristics of the above table in bits 6:3. These
below:
x001
Receiver without error
x101
Receiver with error
xx00
Transmitter
0010
Change of Break
0110
Change of State on I/O Ports
0111
Xon/Xoff Event
0011
Address Recognition
ááááááááááááááááááá
Bits 6:0 of Interrupt Control Register
the DSR (Data Set Ready) signal from the modem. In this case its
its arbitration value could be reduced or turned off.
ááááááá
000
áááááááááá
ááááááááááááááááááá
ááááááá
The codes form bits 6:3 drive part of the interrupt vector modification
and the Global Interrupt Type Register. The codes are unique to
each source type and Identify them completely. The channel
numbering progresses from ”a” to ”d” as the binary numbers 000 to
011 and identify the interrupting channel uniquely. As the channels
arbitrate ”d” will have the highest bidding value and ”a” the lowest
Note that the transmitter byte count is off–set from that of the
receiver by one bit. This is to give the receiver more authority in the
arbitration since and over–run receiver corrupts the message but an
under–run transmitter is not harmful. This puts some constraints on
how the threshold value is selected. If a threshold is chosen that
has its MSB set to one then a transmitter can
never
generate an
interrupt! Of course the counter point to this is the desire to set the
interrupt threshold high so interrupts occur only when a maximum or
near maximum number of characters may be transferred.
To give some control over this dilemma control bits have been
provided in the MR0 and MR2 registers of each channel to
individually control when a receiver or transmitter may interrupt. The
use of these bits will prevent a receiver or a transmitter from
entering the arbitration process even though its FIFO fill level is
above that indicated by the threshold value set. The bits in the MR0
and MR2 register are named TxINT (MR0[5:4]) and RxINT
(MR2[3:2])
The watch-dog is included in the table above to show that it affects
the arbitration. It does not have an identity of its own. A barking
watch-dog will prevent
any other source type
from entering the
arbitration process except
enabled
receivers. The threshold is
effectively set to zero when any watch-dog times out. The receivers
arbitrate among them selves and the one with the highest fill level
be the one that caused the watch-dog to bark.
The fields labeled ”Programmed Field” are the contents of the
Bidding Control Registers, BCRs, for these sources. Setting these
bits to high values can elevate the interrupt importance of the
sources they represent to values almost as high as a full receiver.
For example a COS event may be very important when it represents
There is a single arbiter interrupt number that is not associated with
any of the UART channels. It is the ”Threshold Value” and is
comprised of 7 bits from the Interrupt Control Register, ICR, and
three zeros in the channel field.
It is only when one or more of
the enabled interrupt sources generates a arbitration value
larger than the threshold value that the IRQN will be asserted.
When the threshold bidding value is larger than any other bidding
value then the IRQN will be withdrawn. In this condition the CIR will
be loaded with if the IRQN or ”Update CIR” command is asserted.
Because the channels are numbered from 0 to 3 ( A to D) channel 3
will win the bid when all other parts of the bid are equal.
Note: Based on this coding for the receiver and transmitter, a
transmitter would not win a bid in the situation where the Count
Field = 0 unless the threshold value is equal or less than
0000011. A single empty slot is left in the TxFIFO or a single
filled slot in the RxFIFO will bid with a value of zero.
MODES OF OPERATION
Major Modes
Four major modes of operation (normal, auto echo, local loop back
and remote loop back) are provided and are controlled by MR2[7:6].
Three of these may be considered diagnostic. See the MR2 register
description.
The
normal
mode is the usual mode for data I/O operation. Most
reception and transmission will use the normal mode.
In the
auto echo
mode, the transmitter automatically re-transmits
any character captured by the channel’s receiver. The receiver 1x
clock is used for the transmitter. This mode returns the received
data back to the sending station one bit time delayed from its
departure. Receiver to host communication is normal. Host to
transmitter communication has no meaning.
In the
local loop back
mode (used for diagnostic purposes) the
transmitter is internally connected to the receiver input. The
transmitter 1x clock used for the receiver. The RxD input pin is
ignored and the transmitter TxD output pin is held high. This
configuration allows the transmitter to send data to the receiver
without any external parameters to affect the transmission of data.
All status bits, interrupt conditions and processor interface operate
normally.
It is recommended that this mode be used when
initially verifying processor to UART interface.
The
communication between the transmitter and receiver is entirely
within the UART – it is essentially ”talking to itself”.
相關(guān)PDF資料
PDF描述
SC26L198C1A Octal UART with TTL compatibility at 3.3V and 5V supply voltages
SC26C198 Octal UART with TTL compatibility at 3.3V and 5V supply voltages
SC26C198A1A Octal UART with TTL compatibility at 3.3V and 5V supply voltages
SC26C198C1A Octal UART with TTL compatibility at 3.3V and 5V supply voltages
SC68C198 Pressure Transducer, Series 19 mm, Compensated, Pressure Range: 0 psi to 50 psi, Absolute, Cell with body o-ring, 10 Vdc excitation
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC26L198C1A 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Octal UART with TTL compatibility at 3.3V and 5V supply voltages
SC2712A 制造商:SPREADTRUM 功能描述:217;EWLB;6.9*8.1040;BB;TD
SC2712E 制造商:SPREADTRUM 功能描述:217;EWLB;6.9X8.1;040;BB;EDGE
SC2738 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Ultra Low Output Voltage Dual Linear FET Controller
SC2738IMS.TRT 制造商:Semtech Corporation 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*