參數(shù)資料
型號: SC16C754IB80
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: Quad UART with 64-byte FIFO
中文描述: 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQFP80
封裝: 12 X 12 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-315-1, LQFP-80
文件頁數(shù): 30/49頁
文件大小: 622K
代理商: SC16C754IB80
Philips Semiconductors
SC16C754
Quad UART with 64-byte FIFO
Product data
Rev. 04 — 19 June 2003
30 of 49
9397 750 11618
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
7.11 Divisor latches (DLL, DLH)
These are two 8-bit registers which store the 16-bit divisor for generation of the baud
clock in the baud rate generator. DLH stores the most significant part of the divisor.
DLL stores the least significant part of the divisor.
Note that DLL and DLH can only be written to before sleep mode is enabled, i.e.,
before IER[4] is set.
7.12 Transmission control register (TCR)
This 8-bit register is used to store the RX FIFO threshold levels to stop/start
transmission during hardware/software flow control.
Table 20
shows transmission
control register bit settings.
TCR trigger levels are available from 0-60 bytes with a granularity of four.
Remark:
TCR can only be written to when EFR[4] = 1 and MCR[6] = 1. The
programmer must program the TCR such that TCR[3:0] > TCR[7:4]. There is no
built-in hardware check to make sure this condition is met. Also, the TCR must be
programmed with this condition before Auto-RTS or software flow control is enabled
to avoid spurious operation of the device.
7.13 Trigger level register (TLR)
This 8-bit register is pulsed to store the transmit and received FIFO trigger levels
used for DMA and interrupt generation. Trigger levels from 4-60 can be programmed
with a granularity of 4.
Table 21
shows trigger level register bit settings.
Remark:
TLR can only be written to when EFR[4] = 1 and MCR[6] = 1. If TLR[3:0] or
TLR[7:4] are logical 0, the selectable trigger levels via the FIFO control register (FCR)
are used for the transmit and receive FIFO trigger levels. Trigger levels from 4-60
bytes are available with a granularity of four. The TLR should be programmed for
N
4
,
where N is the desired trigger level.
Table 20:
Bit
7-4
3-0
Transmission Control Register bits description
Symbol
Description
TCR[7:4]
RX FIFO trigger level to
resume
transmission (0-60).
TCR[3:0]
RX FIFO trigger level to
halt
transmission (0-60).
Table 21:
Bit
7-4
3-0
Trigger Level Register bits description
Symbol
Description
TLR[7:4]
RX FIFO trigger levels (4-60), number of characters available.
TLR[3:0]
TX FIFO trigger levels (4-60), number of spaces available.
相關(guān)PDF資料
PDF描述
SC2000 Universal Timeslot Interchange
SC2001G-10 Bus Exchanger
SC2001G-13 Bus Exchanger
SC2344 BJT
SC26C94 Quad universal asynchronous receiver/transmitter QUART
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC16C754IB80,528 功能描述:UART 接口集成電路 16C 2.5V-5V 4CH UART 64B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16C754IB80,551 功能描述:UART 接口集成電路 16C 2.5V-5V 4CH UART 64B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16C754IB80,557 功能描述:UART 接口集成電路 16C 2.5V-5V 4CH UART 64B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16C850 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2.5 V to 3.3 V UART, 5 Mbit/s (max.) with 128-byte FIFOs, infrared (IrDA), and 16 mode or 68 mode parallel bus interface
SC16C850IBS 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2.5 V to 3.3 V UART, 5 Mbit/s (max.) with 128-byte FIFOs, infrared (IrDA), and 16 mode or 68 mode parallel bus interface