- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372122 > SC16C654BIEC (NXP SEMICONDUCTORS) 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.), with 64-byte FIFOs and infrared (IrDA) encoder/decoder PDF資料下載
參數(shù)資料
| 型號： | SC16C654BIEC |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.), with 64-byte FIFOs and infrared (IrDA) encoder/decoder |
| 中文描述： | 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PBGA64 |
| 封裝： | 6 X 6 MM, 1.05 MM HEIGHT, PLASTIC, SOT-686-1, LFBGA-64 |
| 文件頁數(shù)： | 14/52頁 |
| 文件大小： | 647K |
| 代理商： | SC16C654BIEC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Philips Semiconductors
SC16C654/654D
Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder
Product data
Rev. 04 — 19 June 2003
14 of 52
9397 750 11617
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
interrupt is generated whenever the Receive Holding Register (RHR) has not been
read following the loading of a character or the receive trigger level has not been
reached. (For a description of this timing, see
Section 6.6 “Hardware flow control”
.)
6.6 Hardware flow control
When automatic hardware flow control is enabled, the SC16C654/654D monitors the
CTS pin for a remote buffer overflow indication and controls the RTS pin for local
buffer overflows. Automatic hardware flow control is selected by setting EFR[6] (RTS)
and EFR[7] (CTS) to a logic 1. If CTS transitions from a logic 0 to a logic 1 indicating
a flow control request, ISR[5] will be set to a logic 1 (if enabled via IER[6,7]), and the
SC16C654/654D will suspend TX transmissions as soon as the stop bit of the
character in process is shifted out. Transmission is resumed after the CTS input
returns to a logic 0, indicating more data may be sent.
With the Auto RTS function enabled, an interrupt is generated when the receive FIFO
reaches the programmed trigger level. The RTS pin will not be forced to a logic 1
(RTS off), until the receive FIFO reaches the next trigger level. However, the RTS pin
will return to a logic 0 after the data buffer (FIFO) is unloaded to the next trigger level
below the programmed trigger. However, under the above described conditions, the
SC16C654/654D will continue to accept data until the receive FIFO is full.
6.7 Software flow control
When software flow control is enabled, the SC16C654/654D compares one or two
sequential receive data characters with the programmed Xon/Xoff or Xoff1,2
character value(s). If received character(s) match the programmed values, the
SC16C654/654D will halt transmission (TX) as soon as the current character(s) has
completed transmission. When a match occurs, the receive ready (if enabled via Xoff
IER[5]) flags will be set and the interrupt output pin (if receive interrupt is enabled) will
be activated. Following a suspension due to a match of the Xoff characters’ values,
the SC16C654/654D will monitor the receive data stream for a match to the Xon1,2
character value(s). If a match is found, the SC16C654/654D will resume operation
and clear the flags (ISR[4]). The SC16C654/654D offers a special Xon mode via
MCR[5]. The initialized default setting of MCR[5] is a logic 0. In this state, Xoff and
Xon will operate as defined above. Setting MCR[5] to a logic 1 sets a special
operational mode for the Xon function. In this case, Xoff operates normally, however,
transmission (Xon) will resume with the next character received, i.e., a match is
declared simply by the receipt of an incoming (RX) character.
Reset initially sets the contents of the Xon/Xoff 8-bit flow control registers to a logic 0.
Following reset, the user can write any Xon/Xoff value desired for software flow
control. Different conditions can be set to detect Xon/Xoff characters and
Table 6:
Selected trigger level
(characters)
RX trigger levels
INT pin activation
Negate RTS or
send Xoff
(characters)
16
56
60
60
Assert RTS or
send Xon
(characters)
0
7
15
55
8
16
56
60
8
16
56
60
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SC16C654DIB64 | Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C654IA68 | Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C750 | Universal Asynchronous Receiver/Transmitter (UART) with 64-byte FIFO |
| SC16C750IA44 | Universal Asynchronous Receiver/Transmitter (UART) with 64-byte FIFO |
| SC16C750IB64 | Universal Asynchronous Receiver/Transmitter (UART) with 64-byte FIFO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC16C654BIEC,528 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 4CH RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C654BIEC,551 | 功能描述:UART 接口集成電路 4CH. UART 64B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C654BIEC,557 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 4CH RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C654BIEC-F | 功能描述:UART 接口集成電路 16CB 2.5V-5V 4CH UART 64B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C654BIEC-S | 功能描述:UART 接口集成電路 4CH. UART 64B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。