- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11823 > SC16C2552BIA44,518 (NXP Semiconductors)IC UART DUAL SOT187-2 PDF資料下載
參數(shù)資料
| 型號： | SC16C2552BIA44,518 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 8/37頁 |
| 文件大小： | 0K |
| 描述： | IC UART DUAL SOT187-2 |
| 標準包裝： | 500 |
| 特點： | 2 通道 |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 16 字節(jié) |
| 電源電壓： | 2.5V，3.3V，5V |
| 帶IrDA 編碼器/解碼器： | 是 |
| 帶故障啟動位檢測功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 935274408518 SC16C2552BIA44-T SC16C2552BIA44-T-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
SC16C2552B_3
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 12 February 2009
16 of 38
NXP Semiconductors
SC16C2552B
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
7.4 Interrupt Status Register (ISR)
The SC16C2552B provides four levels of prioritized interrupts to minimize external
software interaction. The Interrupt Status Register (ISR) provides the user with four
interrupt status bits. Performing a read cycle on the ISR will provide the user with the
highest pending interrupt level to be serviced. No other interrupts are acknowledged until
the pending interrupt is serviced. Whenever the interrupt status register is read, the
interrupt status is cleared. However, it should be noted that only the current pending
interrupt is cleared by the read. A lower level interrupt may be seen after re-reading the
interrupt status bits. Table 10 shows the data values (bits 3:0) for the four prioritized
interrupt levels and the interrupt sources associated with each of these interrupt levels.
Table 10.
Interrupt source
Priority
level
ISR[3]
ISR[2]
ISR[1]
ISR[0]
Source of the interrupt
1
0
1
0
LSR (Receiver Line Status Register)
2
0
1
0
RXRDY (Received Data Ready)
2
1
0
RXRDY (Receive Data Time-out)
3
0
1
0
TXRDY (Transmitter Holding Register empty)
4
0
MSR (Modem Status Register)
Table 11.
Interrupt Status Register bits description
Bit
Symbol
Description
7:6
ISR[7:6]
FIFOs enabled. These bits are set to a logic 0 when the FIFOs are not being
used in the 16C450 mode. They are set to a logic 1 when the FIFOs are
enabled in the SC16C2552B mode.
logic 0 or cleared = default condition
5:4
ISR[5:4]
not used; initialized to a logic 0
3:1
ISR[3:1]
INT priority bits. These bits indicate the source for a pending interrupt at
interrupt priority levels 1, 2 and 3 (see Table 10).
0
ISR[0]
INT status.
logic 0 = an interrupt is pending and the ISR contents may be used as a
pointer to the appropriate interrupt service routine
logic 1 = no interrupt pending (normal default condition)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/20MD15PA | CONN RCPT 15POS WALL MNT W/PINS |
| MS27468T17B35PB | CONN RCPT 55POS JAM NUT W/PINS |
| MS27473E10F99PB | CONN PLUG 7POS STRAIGHT W/PINS |
| MS27484T8F6SA | CONN PLUG 6POS STRAIGHT W/SCKT |
| ATMEGA1284-MUR | IC MCU AVR 128K FLASH 44QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC16C2552BIA44-T | 功能描述:UART 接口集成電路 16CB 2.5V-5V 2CH UART 16B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C2552CIA44,512 | 制造商:NXP Semiconductors 功能描述: 制造商:NXP Semiconductors 功能描述:SC16C2552CIA44/PLCC44/TUBEDP// - Rail/Tube |
| SC16C2552CIA44,518 | 制造商:NXP Semiconductors 功能描述:SC16C2552CIA44/PLCC44/REEL13DP// - Tape and Reel |
| SC16C2552CIA44,529 | 制造商:NXP Semiconductors 功能描述:SC16C2552CIA44/PLCC44/TUBESMDP// - Rail/Tube |
| SC16C2552IA44 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual UART with 16-byte transmit and receive FIFOs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。