- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11823 > SC16C2552BIA44,518 (NXP Semiconductors)IC UART DUAL SOT187-2 PDF資料下載
參數(shù)資料
| 型號(hào)： | SC16C2552BIA44,518 |
| 廠商： | NXP Semiconductors |
| 文件頁(yè)數(shù)： | 32/37頁(yè) |
| 文件大小： | 0K |
| 描述： | IC UART DUAL SOT187-2 |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 特點(diǎn)： | 2 通道 |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 16 字節(jié) |
| 電源電壓： | 2.5V，3.3V，5V |
| 帶IrDA 編碼器/解碼器： | 是 |
| 帶故障啟動(dòng)位檢測(cè)功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 935274408518 SC16C2552BIA44-T SC16C2552BIA44-T-ND |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)
SC16C2552B_3
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 12 February 2009
4 of 38
NXP Semiconductors
SC16C2552B
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
D0
2
I/O
Data bus (bidirectional). These pins are the 8-bit, 3-state data bus for transferring
information to or from the controlling CPU.
D1
3
I/O
D2
4
I/O
D3
5
I/O
D4
6
I/O
D5
7
I/O
D6
8
I/O
D7
9
I/O
DSRA
41
I
Data Set Ready A, B (active LOW). These inputs are associated with individual UART
channels A through B. A logic 0 on this pin indicates the modem or data set is powered-on
and is ready for data exchange with the UART.
DSRB
29
I
DTRA
37
O
Data Terminal Ready A, B (active LOW). These outputs are associated with individual
UART channels A through B. A logic 0 on this pin indicates that the SC16C2552B is
powered-on and ready. This pin can be controlled via the modem control register. Writing a
logic 1 to MCR[0] will set the DTRn output to logic 0, enabling the modem. This pin will be a
logic 1 after writing a logic 0 to MCR[0], or after a reset.
DTRB
27
O
GND
12, 22
I
Signal and power ground.
INTA
34
O
Interrupt A, B (active HIGH). This function is associated with individual channel interrupts.
Interrupts are enabled in the Interrupt Enable Register (IER). Interrupt conditions include:
receiver errors, available receiver buffer data, transmit buffer empty, or when a modem
status ag is detected.
INTB
17
O
IOR
24
I
Read strobe (active LOW). A logic 0 transition on this pin will load the contents of an
internal register dened by address bits A[2:0] onto the SC16C2552B data bus (D[7:0]) for
access by external CPU.
IOW20
I
Write strobe (active LOW). A logic 0 transition on this pin will transfer the contents of the
data bus (D[7:0]) from the external CPU to an internal register that is dened by address bits
A[2:0].
MFA35
O
Multi-function A, B. This function is associated with an individual channel function, A or B.
User programmable bits 2:1 of the Alternate Function Register (AFR) selects a signal
function or output on these pins. OP2 (interrupt enable), BAUDOUT, and RXRDY are signal
functions that may be selected by the AFR. These signal functions are described as follows:
OP2. When OP2 is selected, the MFn pin is a logic 0 when MCR[3] is set to a logic 1.
A logic 1 is the default signal condition that is available following a master reset or
power-up.
BAUDOUT. When BAUDOUT function is selected, the 16
× baud rate clock output is
available at this pin.
RXRDY. RXRDY is primarily intended for monitoring DMA mode 1 transfers for the receive
data FIFOs. A logic 0 indicates there is receive data to read/unload, i.e., receive ready
status with one or more RX characters available in the FIFO/RHR. This pin is a logic 1
when the FIFO/RHR is empty or when the programmed trigger level has not been
reached. This signal can also be used for single mode transfers (DMA mode 0).
MFB
19
O
RESET
21
I
Reset (active HIGH). A logic 1 on this pin will reset the internal registers and all the outputs.
The UART transmitter output and the receiver input will be disabled during reset time. See
Section 7.11 “SC16C2552B external reset condition” for initialization details.
RIA
43
I
Ring Indicator A, B (active LOW). These inputs are associated with individual UART
channels A through B. A logic 0 on this pin indicates the modem has received a ringing
signal from the telephone line. A logic 1 transition on this input pin will generate an interrupt
if modem status interrupt is enabled.
RIB
31
I
Table 2.
Pin description …continued
Symbol
Pin
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/20MD15PA | CONN RCPT 15POS WALL MNT W/PINS |
| MS27468T17B35PB | CONN RCPT 55POS JAM NUT W/PINS |
| MS27473E10F99PB | CONN PLUG 7POS STRAIGHT W/PINS |
| MS27484T8F6SA | CONN PLUG 6POS STRAIGHT W/SCKT |
| ATMEGA1284-MUR | IC MCU AVR 128K FLASH 44QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC16C2552BIA44-T | 功能描述:UART 接口集成電路 16CB 2.5V-5V 2CH UART 16B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C2552CIA44,512 | 制造商:NXP Semiconductors 功能描述: 制造商:NXP Semiconductors 功能描述:SC16C2552CIA44/PLCC44/TUBEDP// - Rail/Tube |
| SC16C2552CIA44,518 | 制造商:NXP Semiconductors 功能描述:SC16C2552CIA44/PLCC44/REEL13DP// - Tape and Reel |
| SC16C2552CIA44,529 | 制造商:NXP Semiconductors 功能描述:SC16C2552CIA44/PLCC44/TUBESMDP// - Rail/Tube |
| SC16C2552IA44 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual UART with 16-byte transmit and receive FIFOs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。