- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374697 > SAB82525N (INFINEON TECHNOLOGIES AG) Data Communications ICs PDF資料下載
參數(shù)資料
| 型號(hào)： | SAB82525N |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | Data Communications ICs |
| 中文描述： | 數(shù)據(jù)通信集成電路 |
| 文件頁數(shù)： | 49/126頁 |
| 文件大?。?/td> | 730K |
| 代理商： | SAB82525N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
Semiconductor Group
49
SAB 82525
SAB 82526
SAF 82525
SAF 82526
5.1 Clock Modes
The HSCX includes an internal Oscillator (OSC) as well as independent Baudrate Generator
(BRG) and Digital Phase Locked Loop (DPLL) circuitry for each serial channel.
The transmit and receive clock can be either generated
– externally, and supplied via the R
×
CLK and/or T
×
CLK pins, or
– internally, by means of the
* OSC and/or BRG, and
* DPLL, recovering the receive (and optionally transmit) clock from the received data
stream if an external crystal is connected to the R
×
CLKA-A
×
CLKA pins.
Totally, there are 8 different clocking modes programmable via the CCR1 register, providing a
wide variety of clock generation and clock pin functions, as shown in
table 5.
Table 5
Overview of Clock Modes
Type
Source
Generation
Mode
Clock
Receive
Clock
R
×
CLK Pins
DPLL
OSC
Externally
Internally
0, 1, 5
2, 3, 6, 7
4
Transmit
Clock
T
×
CLK Pins
R
×
CLK Pins
DPLL
BRG/16
OSC
Externally
Internally
0, 2, 6
1, 5
3, 7
2, 6
4
The transmit clock pins (T
×
CLK) may also output clock or control signal in certain clock modes
if programmed as outputs via the CCR2 register (TIO bit set).
The clocking source for the DPLL’s is always the internal BRG; the scaling factor (divider) of
the BRG can be programmed through CCR2 and BGR registers between 1,2,4,6. . .2048.
The HSCX system clock is always derived from the transmit clock thus eliminating the need
for additional clock sources.
5
The two serial interfaces of the HSCX provide two fully independent communications
channels, supporting layer-1 functions to a high degree by various means of clock generation
and clock recovery.
Serial Interface (Layer-1 Functions)
Clock Mode 0 (External Clocks)
Separate, externally generated receive and transmit clocks are forwarded to the HSCX via
their respective pins.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAB82526 | Data Communications ICs |
| SAB82526N | Data Communications ICs |
| SAF82525N | Data Communications ICs |
| SAF82526 | Data Communications ICs |
| SAF82526N | Data Communications ICs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAB82525N-V2.1 | 制造商:Siemens 功能描述:82525N-V2.1 |
| SAB82525NV2.1GHSCX | 制造商:Infineon Technologies AG 功能描述: |
| SAB82525N-V2.1GHSCX | 制造商:Infineon Technologies AG 功能描述: |
| SAB82525NV2.1HSCX | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SAB82525NV2.2 | 功能描述:輸入/輸出控制器接口集成電路 T/E RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。