參數(shù)資料
型號(hào): SAB82525N
廠商: INFINEON TECHNOLOGIES AG
英文描述: Data Communications ICs
中文描述: 數(shù)據(jù)通信集成電路
文件頁數(shù): 45/126頁
文件大?。?/td> 730K
代理商: SAB82525N
Semiconductor Group
45
SAB 82525
SAB 82526
SAF 82525
SAF 82526
If you use the write signal instead of the chip select signal in order to reset the DMA request
you gain some time. The extra circuit is just an AND gate. The first input of the AND gate is
connected to the DMA request line of the peripheral IC; the second input is connected to the
chip select line. The AND gate’s output is the DMA request signal for the 80(C)188.
Theoretically, the request line of an 80(C)188, for example, would still be active when the de-
termination is made and DMA cycles would be performed permanently. Therefore the decision
of the DMA request line is delayed; it is already made two clock cycles before the end of the
write cycle. If no wait-states are inserted the decision is made at the end of the T2 clock cycle.
Due to the fact that the write signal will be valid at the beginning of T2 there is only little time
left for resetting the DMA request line.
ITD02698
T1
T2
T3
T4
T1
T2
T3
T4
t
DRHSYS
t
CVCTV
t
INVCL
CLOCKOUT
DRQ
RD
(Memory)
WR
(FIFO)
t
DRHSYS
max
= T2 - t
CVCTV
-t
INVCL
f
CLKOUT
t
CLCL
t
CVCTV
t
INVCL
t
DRHSYS
max
8 MHz
12.5
MHz
16
125 ns
ns
80
62.5
56 ns
47
ns
31
15 ns
15
15
54 ns
18
16.5
ns
ns
ns
ns
MHz
ns
ns
ITS02699
&
DRQ
PCS
80(C)188
HSCX
DRQTx
CS
相關(guān)PDF資料
PDF描述
SAB82526 Data Communications ICs
SAB82526N Data Communications ICs
SAF82525N Data Communications ICs
SAF82526 Data Communications ICs
SAF82526N Data Communications ICs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAB82525N-V2.1 制造商:Siemens 功能描述:82525N-V2.1
SAB82525NV2.1GHSCX 制造商:Infineon Technologies AG 功能描述:
SAB82525N-V2.1GHSCX 制造商:Infineon Technologies AG 功能描述:
SAB82525NV2.1HSCX 制造商:Rochester Electronics LLC 功能描述:- Bulk
SAB82525NV2.2 功能描述:輸入/輸出控制器接口集成電路 T/E RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray