- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372113 > SAA7128 (NXP Semiconductors N.V.) Digital video encoder PDF資料下載
參數(shù)資料
| 型號： | SAA7128 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Digital video encoder |
| 中文描述： | 數(shù)字視頻編碼器 |
| 文件頁數(shù)： | 12/56頁 |
| 文件大?。?/td> | 192K |
| 代理商： | SAA7128 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
2000 Mar 08
12
Philips Semiconductors
Product specification
Digital video encoder
SAA7128H; SAA7129H
7.7
Synchronization
The synchronization of the SAA7128H; SAA7129H is able
to operate in two modes; slave mode and master mode.
In master mode (see Fig.19), the circuit generates all
necessary timings in the video signal itself, and it can
provide timing signals at the RCV1 and RCV2 ports.
In slave mode, it accepts timing information either from the
RCV pins or from the embedded timing data of the
ITU-R BT.656 data stream.
For the SAA7128H; SAA7129H, the only difference
between master and slave mode is that it ignores the
timing information at its inputs in master mode. Thus, if in
slave mode, any timing information is missing, the IC will
continue running free without a visible effect. But there
must not be any additional pulses (with wrong phase)
because the circuit will not ignore them.
In slave mode (see Fig.18), an interface circuit decides,
which signal is expected at the RCV1 port and which
information is taken from its active slope. The polarity can
be chosen, if PRCV1 is logic 0 the rising slope will be
active.
The signal can be:
A Vertical Sync (VS) pulse; the active slope sets the
vertical phase
An odd/even signal; the active slope sets the vertical
phase, the internal field flag to odd and optionally sets
the horizontal phase
A Field Sequence (FSEQ) signal; it marks the first field
of the 4 (NTSC), 8 (PAL) respectively 12 (SECAM) field
sequence. In addition to the odd/even signal, it also sets
the PAL phase and optionally defines the subcarrier
phase.
On the RCV2 port, the IC can provide a horizontal pulse
with programmable start and stop phase; this pulse can be
inhibited in the vertical blanking period to build up, for
example, a composite blanking signal.
The horizontal phase can be set via a separate input
RCV2. In the event of VS pulses at RCV1, this is
mandatory.Itisalsopossibletosetthesignalpathtoblank
via this input.
From the ITU-R BT.656 data stream, the SAA7128H;
SAA7129Hdecodesonlythestartofthefirstlineintheodd
field. All other information is ignored and may miss. If this
kind of slave mode is active, the RCV pins may be
switched to output mode.
In slave mode, the horizontal trigger phase can be
programmed to any point in the line, the vertical phase
from line 0 to line 15 counted from the first serration pulse
in half line steps.
Whenever synchronization information cannot be derived
directly from the inputs, the SAA7128H; SAA7129H will
calculate it from the internal horizontal, vertical and PAL
phase. This gives good flexibility with respect to external
synchronization but the circuit does not suppress illegal
settings. In such an event, e.g the odd/even information
may vanish as it does in the non-interlaced modes.
In master mode, the line lengths are fixed to 1728 clocks
at 50 Hz and 1716 clocks at 60 Hz. To allow
non-interlaced frames, the field lengths can be varied by
±
0.5 lines. In the event of non-interlace, the SAA7128H;
SAA7129H does not provide odd/even information and the
output signal does not contain the PAL ‘Bruch sequence’.
At the RCV1 pin the IC can provide:
A Vertical Sync (VS) signal with 2.5 (50 Hz) or 3 (60 Hz)
lines duration
An odd/even signal which is LOW in odd fields
A Field Sequence (FSEQ) signal which is HIGH in the
first field of the 4, 8 respectively 12 field sequence.
At the RCV2 pin, there is a horizontal pulse of
programmable phase and duration available. This pulse
can be suppressed in the programmable inactive part of a
field giving a composite blank signal.
The directions and polarities of the RCV ports can be
chosen independently. Timing references can be found in
Tables 52 and 60.
7.8
Clock
The input to LLC1 can either be an external clock source
or the buffered on-chip clock XCLK. The internal crystal
oscillator can be run with either a 3rd-harmonic or a
fundamental crystal.
7.9
I
2
C-bus interface
The I
2
C-bus interface is a standard slave transceiver,
supporting 7-bit slave addresses and 400 kbits/s
guaranteed transfer rate. It uses 8-bit subaddressing with
an auto-increment function. All registers are write and
readable, except one read only status byte.
The I
2
C-bus slave address is defined as 88H with pin 21
(SA) tied LOW and as 8CH with pin 21 (SA) tied HIGH.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7128H | Digital video encoder |
| SAA7129 | Digital video encoder |
| SAA7129H | Digital video encoder |
| SAA7130 | PCI video broadcast decoder |
| SAA7134 | PCI audio and video broadcast decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7128A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital video encoder |
| SAA7128AH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital video encoder |
| SAA7128H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital video encoder |
| SAA7129 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital video encoder |
| SAA7129/DENC29A | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。