參數(shù)資料
型號(hào)： SAA7118
廠商： NXP Semiconductors N.V.
英文描述： Multistandard video decoder with adaptive comb filter and component video input
中文描述： 多標(biāo)準(zhǔn)視頻解碼器與自適應(yīng)梳狀濾波器和分量視頻輸入
文件頁數(shù)： 70/169頁
文件大?。?/td> 665K
代理商： SAA7118
2001 May 30
70
Philips Semiconductors
Preliminary specification
Multistandard video decoder with adaptive
comb filter and component video input
SAA7118
9.2
Audio clock signals
The SAA7118 also synchronizes the audio clock and
sampling rate to the video frame rate, via a very slow PLL.
Thisensuresthatthemultimediacaptureandcompression
processes always gather the same predefined number of
samples per video frame.
An audio master clock AMCLK and two divided clocks
ASCLK and ALRCLK are generated;
ASCLK: can be used as audio serial clock
ALRCLK: audio left/right channel clock.
The ratios are programmable; see also Section 8.7.
Table 25
Audio clock pin description
Note
1.
Pin numbers for QFP160 in parenthesis.
SYMBOL PIN
(1)
I/O
DESCRIPTION
BIT
AMCLK
P11
(72)
M12
(76)
O
audio master clock output
ACPF[17:0] 32H[1:0] 31H[7:0] 30H[7:0] and
ACNI[21:0] 36H[5:0] 35H[7:0] 34H[7:0]
AMXCLK
I
external audio master clock input for the clock
division circuit, can be directly connected to
output AMCLK for standard applications
serial audio clock output, can be synchronized
to rising or falling edge of AMXCLK
audio channel (left/right) clock output, can be
synchronized to rising or falling edge of ASCLK
ASCLK
N11
(74)
P12
(75)
O
SDIV[5:0] 38H[5:0] and SCPH[3AH[0]]
ALRCLK
O
LRDIV[5:0] 39H[5:0] and LRPH[3AH[1]]
9.3
Clock and real-time synchronization signals
For the generation of the line-locked video (pixel) clock
LLC, and of the frame-locked audio serial bit clock, a
crystal accurate frequency reference is required. An
oscillator is built-in for fundamental or third harmonic
crystals. The supported crystal frequencies are
32.11 or 24.576 MHz (defined during reset by strapping
pin ALRCLK).
Alternatively pin XTALI can be driven from an external
single-ended oscillator.
The crystal oscillation can be propagated as a clock to
other ICs in the system via pin XTOUT.
The Line-Locked Clock (LLC) is the double pixel clock of
nominal 27 MHz. It is locked to the selected video input,
generating baseband video pixels according to “ITU
recommendation 601” In order to support interfacing
circuits, a direct pixel clock (LLC2) is also provided.
The pins for line and field timing reference signals are
RTCO, RTS1 and RTS0. Various real-time status
information can be selected for the RTS pins. The signals
are always available (output) and reflect the
synchronization operation of the decoder part in the
SAA7118. The function of the RTS1 and RTS0 pins can
be defined by bits RTSE1[3:0] 12H[7:4] and RTSE0[3:0]
12H[3:0].
相關(guān)PDF資料
PDF描述
SAA7118E Multistandard video decoder with adaptive comb filter and component video input
SAA7118H Multistandard video decoder with adaptive comb filter and component video input
SAA7120 Digital Video Encoder (ConDENC)
SAA7120H-01 Digital Video Encoder (ConDENC)
SAA7121 Digital Video Encoder (ConDENC)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7118E 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multistandard video decoder with adaptive comb filter and component video input
SAA7118E/V1,518 功能描述:視頻 IC COMPONENT VID DECODER W/COMB F RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7118E/V1,551 功能描述:視頻 IC COMPONENT VID DECODER W/COMB F RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7118E/V1,557 功能描述:視頻 IC COMPONENT VID DECODER W/COMB F RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7118E/V1/M5 功能描述:視頻 IC COMPONENT + VIDEO PROCESSOR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*