參數(shù)資料
型號： SAA7111AH
廠商： NXP SEMICONDUCTORS
元件分類： 消費家電
英文描述： Enhanced Video Input Processor EVIP
中文描述： SPECIALTY CONSUMER CIRCUIT, PQFP64
封裝： 14 X 14 X 2.70 MM, PLASTIC, QFP-64
文件頁數(shù)： 6/72頁
文件大?。?/td> 441K
代理商： SAA7111AH
1998 May 15
6
Philips Semiconductors
Product specification
Enhanced Video Input Processor (EVIP)
SAA7111A
7
PINNING
SYMBOL
PIN
I/O/P
DESCRIPTION
(L)QFP64
n.c.
TDO
TDI
TMS
V
SSA2
AI22
V
DDA2
AI21
V
SSA1
AI12
V
DDA1
AI11
V
SSS
AOUT
V
DDA0
V
SSA0
VREF
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
O
I
I
P
I
P
I
P
I
P
I
P
O
P
P
O
Do not connect.
Test data output for boundary scan test; note 1.
Test data input for boundary scan test; note 1.
Test mode select input for boundary scan test or scan test; note 1.
Ground for analog supply voltage channel 2.
Analog input 22.
Positive supply voltage for analog channel 2 (+3.3 V).
Analog input 21.
Ground for analog supply voltage channel 1.
Analog input 12.
Positive supply voltage for analog channel 1 (+3.3 V).
Analog input 11.
Substrate ground connection.
Analog test output; for testing the analog input channels.
Positive supply voltage for internal Clock Generator Circuit (CGC) (+3.3 V).
Ground for internal CGC.
Vertical reference output signal (I
2
C-bit COMPO = 0) or inverse composite blanking
signal (I
2
C-bit COMPO = 1) (enabled via I
2
C-bus bit OEHV).
Digital supply voltage 5 (+3.3 V).
Ground for digital supply voltage 5.
Line-locked system clock output (27 MHz).
Line-locked clock
1
2
output (13.5 MHz).
Clock reference output: this is a clock qualifier signal distributed by the internal CGC
for a data rate of LLC2. Using CREF all interfaces on the VPO bus are able to
generate a bus timing with identical phase. If CCIR 656 format is selected
(OFTS0 = 1 and OFTS1 = 1) an inverse composite blanking signal (pixel qualifier) is
provided on this pin.
Reset output (active LOW); sets the device into a defined state. All data outputs are
in high impedance state. The I
2
C-bus is reset (waiting for start condition).
Chip enable; connection to ground forces a reset, up from version 3 power save
function additionally available.
Digital supply voltage input 4 (+3.3 V).
Ground for digital supply voltage input 4.
Horizontal sync output signal (programmable); the positions of the positive and
negative slopes are programmable in 8 LLC increments over a complete line
(equals 64
μ
s) via I
2
C-bus bytes HSB and HSS. Fine position adjustment in 2 LLC
increments can be performed via I
2
C-bus bits HDEL1 and HDEL0.
Two functions output; controlled by I
2
C-bus bit RTSE1.
RTSE1 = 0: PAL line identifier (LOW = PAL line); indicates the inverted and
non-inverted R
Y component for PAL signals. RTSE1 = 1: H-PLL locked indicator;
a high state indicates that the internal horizontal PLL has locked.
V
DDD5
V
SSD5
LLC
LLC2
CREF
18
19
20
21
22
P
P
O
O
O
RES
23
O
CE
24
I
V
DDD4
V
SSD4
HS
25
26
27
P
P
O
RTS1
28
O
相關PDF資料
PDF描述
SAA7111AHZ GT 13C 13#16 SKT PLUG
SAA7112 Decoder With High-Performance Scaler(HPS) for Image Port (PELICAN)(運用在影像端口中的帶有高性能定標器的譯碼器)
SAA7113H 9-bit Video Input Processor(9位視頻輸入處理器)
SAA7113 GT 14C 14#16 PIN PLUG
SAA7114H PAL/NTSC/SECAM video decoder with adaptive PAL/NTSC comb filter, VBI data slicer and high performance scaler
相關代理商/技術參數(shù)
參數(shù)描述
SAA7111AH/V4,557 功能描述:視頻 IC ENHANCED VIDEO INPUT RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7111AHBG 功能描述:視頻 IC ENHANCED VIDEO INPUT PROCESSOR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7111AHZ 制造商:NXP Semiconductors 功能描述:
SAA7111AHZ/V4,557 功能描述:視頻 IC ENHANCED VIDEO INPUT PROCESSOR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7111H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Video Input Processor VIP
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*