- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372113 > SAA7109AE (NXP SEMICONDUCTORS) HD-CODEC PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA7109AE |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | HD-CODEC |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA156 |
| 封裝： | 15 X 15 MM, 1.05 MM HEIGHT, PLASTIC, MO-192, SOT-700-1, BGA-156 |
| 文件頁數(shù)： | 73/197頁 |
| 文件大?。?/td> | 983K |
| 代理商： | SAA7109AE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當(dāng)前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁
2004 Jun 29
73
Philips Semiconductors
Product specification
HD-CODEC
SAA7108AE; SAA7109AE
9.5.2
V
IDEO
FIFO (
SUBADDRESS
86H)
The video FIFO at the scaler output contains 32 Dwords.
That corresponds to 64 pixels in 16-bit Y-C
B
-C
R
4 : 2 : 2
format. But as the entire scaler can act as a pipeline buffer,
the actually available buffer capacity for the image port is
much higher, and can exceed beyond a video line.
The image port and the video FIFO, can operate with the
video source clock (synchronous mode) or with an
externallyprovidedclock(asynchronous,andburstmode),
as appropriate for the VGA controller or attached frame
buffer.
The video FIFO provides 4 internal flags, which report to
what extent the FIFO is actually filled. These are:
The FIFO Almost Empty (FAE) flag
The FIFO Combined (FC) flag or FIFO filled, which is set
at almost full level and reset, with hysteresis, only after
the level crosses below the almost empty mark
The FIFO Almost Full (FAF) flag
The FIFO Overflow (FOVL) flag.
The trigger levels for FAE and FAF are programmable by
FFL[1:0] 86H[3:2] (16, 24, 28, full) and FEL[1:0] 86H[1:0]
(16, 8, 4, empty).
The state of this flag can be seen on pins IGP0 or IGP1.
The pin mapping is defined by subaddresses 84H
and 85H; see Section 10.5.
9.5.3
T
EXT
FIFO
The data of the terminal VBI data slicer is collected in the
text FIFO before transmission over the I port is requested
(normally before the video window starts) and partitioned
into two FIFO sections. A complete line is fed into the FIFO
before a data transfer is requested. So normally, one line
of text data is ready for transfer while the next text line is
collected. Thus sliced text data is delivered as a block of
qualified data, without any qualification gaps in the byte
stream of the I port.
The decoded VBI data is collected in the dedicated VBI
data FIFO. Once the capture of a line is completed, the
FIFO can be streamed through the image port, preceded
by a header, giving the line number and standard.
The VBI data period can be signalled via the sliced data
flag on pin IGP0 or IGP1. The decoded VBI data is lead by
the ITU ancillary data header (DID[5:0] 5DH[5:0] at value
<3EH) or by SAV/EAV codes selected by DID[5:0] at value
3EH or 3FH. IGP0 or IGP1 is set if the first byte of the ANC
header is valid on the I port bus; it is reset if an SAV
occurs. Therefore it may frame multiple lines of text data
output, in case the video processing starts with a distance
of several video lines to the region of text data. Valid sliced
data from the text FIFO is available on the I port as long as
the IGP0 or IGP1 flag is set and the data qualifier is active
on pin IDQ.
The decoded VBI data is presented in two different data
formats, controlled by bit RECODE.
RECODE = 1: values 00H and FFH will be recoded to
even parity values 03H and FCH
RECODE = 0: values 00H and FFH may occur in the
data stream as detected.
9.5.4
V
IDEO AND TEXT ARBITRATION
(
SUBADDRESS
86H)
Sliced text data and scaled video data are transferred over
the same bus, the I port. The mixed transfer is controlled
by an arbitration circuit. If the video data is transferred
without any interrupt and the video FIFO does not need to
buffer any output pixel, the text data is inserted after the
end of a scaled video line, normally during the video
blanking interval.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7110A | Digital Multistandard Colour Decoder(數(shù)字多標(biāo)準(zhǔn)彩色譯碼器) |
| SAA7111A | Enhanced Video Input Processor EVIP |
| SAA7111AH | Enhanced Video Input Processor EVIP |
| SAA7111AHZ | GT 13C 13#16 SKT PLUG |
| SAA7112 | Decoder With High-Performance Scaler(HPS) for Image Port (PELICAN)(運(yùn)用在影像端口中的帶有高性能定標(biāo)器的譯碼器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7109AE/V1,518 | 功能描述:視頻 IC HD- VIDEO CODEC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7109AE/V1,557 | 功能描述:視頻 IC HD- VIDEO CODEC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7109AE/V1/G | 功能描述:視頻 IC PC CODEC (W/OUT MICROVISION) RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7109AE/V1/G,518 | 功能描述:視頻 IC SAA7109AE/LBGA156/REEL13DP//V1 RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7109AE/V1/G,557 | 功能描述:視頻 IC SAA7109AE/LBGA156/TRAYDPM//V1/ RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。