參數(shù)資料
型號(hào)： SAA5250T
廠商： NXP SEMICONDUCTORS
元件分類： 消費(fèi)家電
英文描述： Interface for data acquisition and control for multi-standard teletext systems
中文描述： SPECIALTY CONSUMER CIRCUIT, PDSO40
封裝： PLASTIC, VSOP-40
文件頁(yè)數(shù)： 15/35頁(yè)
文件大小： 173K
代理商： SAA5250T
January 1987
15
Philips Semiconductors
Product specification
Interface for data acquisition and control
(for multi-standard teletext systems)
SAA5250
Clock generation
The clock generator does the following:
acts as a buffer for the DCK clock
generates the character clock
As soon as a framing code has been detected, a divide by 8 counter is initialized and the character clock is started. The
clock drives the following:
sequence controller
parallel registers
format counter
Processing of VAL and CBB signals
The circuit has one input (VAL IN/SYNC) and two outputs (VAL OUT and CBB). The circuit consists of:
7-bit counter operating at DCK frequency which produces the framing code validation pulse delay
7-bit comparator which compares the contents of the R5 register (bits R56 to R50) to the bit counter
a 6-bit counter operating at DCK frequency which produces the CBB pulse width
6-bit comparator which compares the contents of the R7 register (bits R75 to R70) to the bit counter
control logic required to provide the start condition for the VAL signal and the CBB pulse width (on the negative or
positive edge of the sync signal)
The CBB signal useful occurs when the associated video processor:
has no sandcastle pulse to send back to the demodulator
carries out the synchronization of the time base clock. In this event the CBB acts as a data slicer reset pulse
The VAL OUT is a control signal which reflects the internal framing code window.
Prefix processing
(see Table 21)
Figs 4 to 9 show the acquisition flow charts for each prefix type coded in the R0 register (bits R02 to R00).
As soon as an initialization command is received by the CIDAC, a write command to the R6 register (only the address is
significant), is ready to receive data from a dedicated channel number and store the data in the FIFO memory (explained
in the following paragraphs, each paragraph being dedicated to an individual type of prefix).
DIDON long
(see Fig.4)
In this mode, the continuity index, format and data bytes are written into the FIFO memory. (In fast mode, information
can be written into the FIFO memory only after a page detection.)
相關(guān)PDF資料
PDF描述
SAA5252 Line twenty-one acquisition and display LITOD
SAA5252P Line twenty-one acquisition and display LITOD
SAA5252T Line twenty-one acquisition and display LITOD
SAA5254 Integrated VIP and teletext decoder IVT1.1X
SAA5254P Integrated VIP and teletext decoder IVT1.1X
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA5252 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Line twenty-one acquisition and display LITOD
SAA5252P 制造商:NXP Semiconductors 功能描述:TELETEXT DECODER, PDIP24
SAA5252T 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Line twenty-one acquisition and display LITOD
SAA5254 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Integrated VIP and teletext decoder IVT1.1X
SAA5254GP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Teletext Circuit
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*