- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374667 > S4403 (Applied Micro Circuits Corp.) BiCMOS PLL Clock Generator(能產(chǎn)生6個時鐘輸出的BiCMOS鎖相環(huán)時鐘發(fā)生器) PDF資料下載
參數(shù)資料
| 型號： | S4403 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | BiCMOS PLL Clock Generator(能產(chǎn)生6個時鐘輸出的BiCMOS鎖相環(huán)時鐘發(fā)生器) |
| 中文描述： | BiCMOS工藝PLL時鐘發(fā)生器（能產(chǎn)生6個時鐘輸出的BiCMOS工藝鎖相環(huán)時鐘發(fā)生器） |
| 文件頁數(shù)： | 9/13頁 |
| 文件大?。?/td> | 154K |
| 代理商： | S4403 |
Applied Micro Circuits Corporation
6195 Lusk Blvd., San Diego, CA 92121 (619) 450-9333
Page 9
S4402/S4403
BiCMOS PLL CLOCK GENERATOR
Table 4. AC Specifications
Symbol
Description
Min
Max
Min
Max
Units
f
VCO
VCO Frequency
160
266
160
320
MHz
f
REF
REFCLK Frequency
10
66
10
80
MHz
MPW
REF
REFCLK Minimum Pulse Width
7.0
6.0
ns
t
PE
Phase Error between REFCLK and FBCLK
-1.0
0
-1.0
0
ns
t
PED
Phase Error Difference from Part to Part
1
0
750
0
750
ps
t
SKEW
Output Skew
2
0
400
0
400
ps
t
DC
Output Duty Cycle
3
45
55
45
55
%
f
FOUT
FOUT Frequency
4
20
66
20
80
MHz
f
HFOUT
HFOUT Frequency
4
10
33
10
40
MHz
f
2XFOUT
2XFOUT Frequency
4
40
66
40
80
MHz
t
PS
Nominal Phase Shift Increment
3.75
6.25
3.125
6.25
ns
t
PSJ
Phase Shift Variation
5
-250
+250
-250
+250
ps
t
OFD
Tpd OUTEN0–2 to FOUTs, Disable
2
7
2
7
ns
t
OFE
Tpd OUTEN0–2 to FOUTs, Enable
2
7
2
7
ns
t
IRF
Input Rise/Fall Time
1
3
1
3
ns
t
ORF
FOUT Rise/Fall Time
6
0.5
1.5
0.5
1.5
ns
t
LOCK
Loop Acquisition Time
7
5
5
ms
t
j
1. Difference in phase error between two parts at the same voltage, temperature and frequency.
2. Output skew guaranteed for equal loading at each output.
3. Outputs loaded with 35pF, measured at 1.5V.
4. C
= 35 pF.
5. All phase shift increments and variation are measured relative to FOUT0 at 1.5V.
6. With 35 pF output loading (0.8 V to 2.0 V transition).
7. Depends on loop filter chosen. (Number given is for example filter.)
8. Clock period jitter with all FOUT outputs operating at 66 MHz and loaded with 25pF using loop filter
shown. Parameter guaranteed, but not tested.
Clock Stability
8
500
500
ps
S4402/3-66
S4402/3-80
REFCLK
REF
MPW
FBCLK
FOUT0–3
OUTEN0–2
t
PE
REF
MPW
HFOUT, X2FOUT
t
SKEW
t
SKEW
t
PE
t
OFD
t
OFE
Output Valid
Disabled
HFOUT, X2FOUT
FOUT0–3
Figure 5. Timing Waveforms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S4405 | BiCMOS PECL Clock Generator(能產(chǎn)生6個時鐘輸出的BiCMOS時鐘發(fā)生器) |
| S4406 | 12-Output BiCMOS PLL Clock Generator(能產(chǎn)生12個時鐘輸出的BiCMOS鎖相環(huán)時鐘發(fā)生器) |
| S4503 | BiCMOS Clock Synthesizer(帶可編程時鐘輸出的BiCMOS時鐘合成器) |
| S4505 | RAMBUS COMPATIBLE CLOCK GENERATORS |
| S4505S | RAMBUS COMPATIBLE CLOCK GENERATORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S4403B66 | 制造商:AMCC 功能描述:* |
| S4404-01 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:High sensitivity phototransistor |
| S-4406-AB | 制造商:Molex 功能描述: |
| S-4406-DB | 制造商:Molex 功能描述: |
| S-4406-SB | 制造商:Molex 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。