- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374665 > S3055 (Applied Micro Circuits Corp.) SONET/SDH/ATM OC-48 16 Bit Transceiver with CDR(SONET/SDH 帶CDR的16位收發(fā)器（完全集成OC-48接口器件）) PDF資料下載
參數(shù)資料
| 型號(hào)： | S3055 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | SONET/SDH/ATM OC-48 16 Bit Transceiver with CDR(SONET/SDH 帶CDR的16位收發(fā)器（完全集成OC-48接口器件）) |
| 中文描述： | 的SONET / SDH / ATM的的OC - 48與16位的CDR收發(fā)器（SONET / SDH的帶的CDR的16位收發(fā)器（完全集成的OC - 48接口器件）） |
| 文件頁數(shù)： | 7/29頁 |
| 文件大?。?/td> | 572K |
| 代理商： | S3055 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
7
S3055
SONET/SDH/ATM OC-48 16 BIT TRANSCEIVER WITH CDR
May 25, 2001 / Revision A
Figure 3. Input Jitter Tolerance Specification
Figure 4. Jitter Transfer Specification
CDR CHARACTERISTICS
Performance
The S3055 CDR PLL complies with the jitter specifi-
cations proposed for SONET/SDH equipment
defined by the Bellcore Specifications: GR-253-
CORE, Issue 2, December 1995 and ITU-T
Recommendations: G.958 document, when used as
specified.
Input Jitter Tolerance
Input jitter tolerance is defined as the peak to
peak amplitude of sinusoidal jitter applied on the
input signal that causes an equivalent 1 dB opti-
cal/electrical power penalty. SONET input jitter
tolerance requirements are shown in Figure 3.
Jitter Transfer
The jitter transfer function is defined as the ratio of
jitter on the output OC-N/STS-N signal to the jitter
applied on the input OC-N/STS-N signal versus fre-
quency. Jitter transfer requirements are shown in
Figure 4. The measurement condition is that input
sinusoidal jitter up to the mask level in Figure 3 be
applied.
Jitter Generation
The jitter generation of the serial clock and serial
data outputs shall not exceed the value specified in
Table 7 when a serial data input with no jitter is
presented to the serial data inputs. The REFCLK
input must meet the phase noise requirements
shown in Figure 11 to meet the jitter generation
value specified in Table 7.
f0
f1
f2
f3
ft
0.15
1.5
15
Sinusodal
Input Jitter
Amplitude
(UI p-p)
S
T
S
l
v
e
/
C
L
O
0
H
(
)
1
H
(
)
2
H
(
)
3
H
)
k
t
H
)
k
8
4
0
1
0
0
6
0
0
0
6
0
0
1
0
0
0
1
Frequency
fc
P
Jitter
Transfer
Frequency
Acceptable
Range
slope = -20 dB/decade
S
T
2
S
l
v
e
/
C
O
L
c
H
)
k
P
B
d
)
(
8
4
0
0
0
2
1
1. Bellcore Specifications: GR-253- CORE, Issue 2, December 1995.
2. ITU-T Recommendations: G.958.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S3056 | Multi-Rate SONET/SDH Clock Recovery Unit(多速率SONET/SDH時(shí)鐘恢復(fù)單元) |
| S3057 | Multi-Rate SONET/SDH/ATM Transceiver(帶片上鎖相環(huán)的多速率SONET/SDH/ATM收發(fā)器) |
| S3059 | Multi-Rate SONET/SDH/ATM Transceiver(帶片上鎖相環(huán)的多速率SONET/SDH/ATM收發(fā)器) |
| S3062 | MULTIRATE (OC-48/24/12/3/GBE/FC) SONET/SDH/ATM TRANSCEIVER w/ FEC |
| S3062TB-156TBGA20 | MULTIRATE (OC-48/24/12/3/GBE/FC) SONET/SDH/ATM TRANSCEIVER w/ FEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S305573REVA | 制造商:SOURIAU 功能描述:MA28C11P1N H24**LITTON |
| S3055PB20 | 制造商:AppliedMicro 功能描述:SONET/SDH/FC/GBE MULTI-RATE 16-BIT SE LVPECL TRANSCETVER WITH CDR |
| S3055PBIBB | 制造商:AppliedMicro 功能描述:OC-48 XCVR W/16 BIT INTERFACE |
| S3056 | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:5CH BTL Motor Drive IC |
| S3056TT | 制造商:AppliedMicro 功能描述:CLOCK RECOVERY CIRCUIT, PQFP48 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。