參數(shù)資料
型號(hào)： S3042
廠(chǎng)商： APPLIEDMICRO INC
元件分類(lèi)： 數(shù)字傳輸電路
英文描述： SONET/SDH/ATM OC-48 1：8 Receiver(帶片上高頻鎖相環(huán)的1：8 SONET/SDH接收器（集成SONET OC-48接口器件）)
中文描述： MUX/DEMUX, PQFP52
封裝： 14 X 14 MM, 2 MM HEIGHT, PLASTIC, QFP-52
文件頁(yè)數(shù)： 4/18頁(yè)
文件大?。?/td> 147K
代理商： S3042
4
S3042
SONET/SDH/ATM OC-48 1:8 RECEIVER
June 24, 1999 / Revision E
RECEIVER OPERATION
The S3042 receiver chip provides the first stage of
digital processing of a receive SONET STS-48 bit-
serial stream. It converts the bit-serial 2.488 Gbps
data stream into a 311 Mbyte/sec byte-serial data for-
mat. A loopback mode is provided for diagnostic
loopback (transmitter to receiver). A Line Loopback
(receiver to transmitter) is also provided. Both line
and local loopback modes can be active at the same
time.
Frame and Byte Boundary Detection
The Frame and Byte Boundary Detection circuitry
searches the incoming data for three consecutive A1
bytes followed immediately by one A2 byte. Framing
pattern detection is enabled by the Out-of-Frame
(OOF) input. Detection is enabled by a rising edge on
OOF when FRAMEN is active. It is disabled when a
framing pattern is detected. When framing pattern de-
tection is enabled, the framing pattern is used to lo-
cate byte and frame boundaries in the incoming data
stream (RSD or looped transmitter data). During this
time, the parallel data bus (POUT [7:0]) will not con-
tain valid data. The timing generator block takes the
located byte boundary and uses it to block the incom-
ing data stream into bytes for output on the parallel
output data bus (POUT[7:0]). The frame boundary is
reported on the Frame Pulse (FP) output when any
32-bit pattern matching the framing pattern is de-
tected on the incoming data stream. When framing
pattern detection is disabled, the byte boundary is
frozen to the location found when detection was pre-
viously enabled. Only framing patterns aligned to the
fixed byte boundary are indicated on the FP output.
Frame detection can be immediately disabled by
bringing FRAMEN inactive.
The probability that random data in an STS-48
stream will generate the 32-bit framing pattern is ex-
tremely small. It is highly improbable that a mimic
pattern would occur within one frame of data. There-
fore, the time to match the first frame pattern and to
verify it with down-stream circuitry, at the next occur-
rence of the pattern, is expected to be less than the
required 250
μ
s, even for extremely high bit error
rates.
Serial-to-Parallel Converter
The Serial-to-Parallel Converter consists of three
8-bit registers. The first is a serial-in, parallel-out
shift register, which performs serial to parallel con-
version clocked by the clock recovery block. The
second is an 8-bit internal holding register, which
transfers data from the serial to parallel register on
byte boundaries as determined by the frame and
byte boundary detection block. On the falling edge of
the POCLK, the data in the holding register is trans-
ferred to an output holding register which drives
POUT[7:0].
OTHER OPERATING MODES
Diagnostic Loopback
When the Diagnostic Loopback Enable (DLEB) input
is low, a loopback from the transmitter (S3041) to
the receiver (S3042) at the serial data rate can be
set up for diagnostic purposes. The differential serial
output data and clock from the transmitter (S3041)
(LSD/LSCLK) is routed to the receiver (S3042) (LSD/
LSCLK) in place of the normal data stream.
Line Loopback
The line loopback circuitry consists of alternate clock
and data output drivers. For the S3042, enabling line
loopback enables the LLD/LLCLK outputs. When the
line loopback enable input (LLEB) is inactive, the LLD/
LLCLK outputs are disabled. When LLEB is active,
data and clock from the primary inputs (RSD/RSCLK)
are transmitted on LLD/LLCLK, allowing a receive-to-
transmit loopback to be established at the serial data
rate. The S3042 LLD/LLCLK outputs should be con-
nected to the S3041 LLD/LLCLK inputs.
相關(guān)PDF資料
PDF描述
S3043 SONET/SDH/ATM OC-48 16:1 Transmitter(帶片上高頻鎖相環(huán)的16選1 SONET/SDH傳送器（集成SONET OC-48接口器件）)
S3044 SONET/SDH/ATM OC-48 1：16 Receiver(帶片上高頻鎖相環(huán)的1：16 SONET/SDH接收器（集成SONET OC-48接口器件）)
S3045 SONET/SDH OC-12 to OC-48 Mux/Demux(SONET/SDH多路轉(zhuǎn)換器/多路分解器)
S3050 Multi-Rate SONET/SDH Clock Recovery Unit(多速率SONET/SDH時(shí)鐘恢復(fù)單元)
S3051 2.5 Gbps Limiting Amplifier(用于光纖接收的高增益寬帶寬的2.5 Gbps限幅放大器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S30420 制造商:Microsemi Corporation 功能描述:200V 40A 2PIN DO-5 - Bulk
S3044 制造商:MERKLE-KORFF INDUSTRIES 功能描述:Old Colman P/N: 4700-2674
S30440 制造商:Microsemi Corporation 功能描述:400V 40A 2PIN DO-5 - Bulk
S3045 制造商:KODENSHI 制造商全稱(chēng):KODENSHI KOREA CORP. 功能描述:4CH BTL Motor Drive IC
S3045B 制造商:AppliedMicro 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*