- 您現在的位置：買賣IC網 > PDF目錄385803 > S29NS256P0PBJW003 (SPANSION LLC) MirrorBit Flash Family PDF資料下載
參數資料
| 型號： | S29NS256P0PBJW003 |
| 廠商： | SPANSION LLC |
| 元件分類： | DRAM |
| 英文描述： | MirrorBit Flash Family |
| 中文描述： | 16M X 16 FLASH 1.8V PROM, 80 ns, PBGA64 |
| 封裝： | 6.20 X 7.70 MM , LEAD FREE, TFBGA-64 |
| 文件頁數： | 74/86頁 |
| 文件大?。?/td> | 2234K |
| 代理商： | S29NS256P0PBJW003 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁當前第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
74
S29NS-P MirrorBit
TM
Flash Family
S29NS-P_00_A1 February 20, 2007
D a t a
S h e e t
( A d v a n c e
I n f o r m a t i o n )
Figure 10.17
Synchronous Data Polling Timings/Toggle Bit Timings
Notes
1. The timings are similar to synchronous read timings.
2. VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is complete, the toggle
bits stop toggling.
3. RDY is active with data (D8 = 0 in the Configuration Register). When D8 = 1 in the Configuration Register, RDY is active one clock cycle
before data.
Figure 10.18
DQ2 vs. DQ6
Note
DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE# to toggle DQ2 and DQ6.
Figure 10.19
Latency with Boundary Crossing
Notes
1. RDY active with data (CR0.8 = 0 in the Configuration Register).
2. RDY active one clock cycle before data (CR0.8 = 1 in the Configuration Register).
3. Figure shows the device not crossing a bank in the process of performing an erase or program.
CE#
CLK
AVD#
OE#
RDY
Status Data
Status Data
V A
V A
t
IACC
t
IACC
A/DQ15–
A/DQ0
Amax–
A16
V A
V A
Enter
Erase
Erase
Resume
Erase
Enter Erase
Suspend Program
Erase Suspend
Read
Erase Suspend
Read
Erase
Suspend
Program
WE#
DQ6
DQ2
Erase
Complete
Erase
Suspend
Embedded
Erasing
CLK
Address
(hex)
D124
D125
D126
D127
D128
D129
D130
(stays high)
AVD#
RDY
(Note 1)
Data
CE#(stays low)
Address boundary occurs every 128 words, beginning at address
00007Fh: (0000FFh, 00017Fh, etc.) Address 000000h is also a boundary crossing.
7C
7D
7E
7F
7F
80
81
82
83
latency
RDY
(Note 2)
latency
t
RACC
t
RACC
t
RACC
t
RACC
Invalid
相關PDF資料 |
PDF描述 |
|---|---|
| S29NS256P0SBJW000 | MirrorBit Flash Family |
| S29NS256P0SBJW003 | MirrorBit Flash Family |
| S29NS256PABBJW000 | MirrorBit Flash Family |
| S29NS256PABBJW003 | MirrorBit Flash Family |
| S29NS512P | MirrorBit Flash Family |
相關代理商/技術參數 |
參數描述 |
|---|---|
| S29NS256P0SBJW000 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29NS256P0SBJW003 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29NS256PABBJW000 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29NS256PABBJW003 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29NS512P | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
發(fā)布緊急采購，3分鐘左右您將得到回復。