- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365395 > S29GL128N90TFIV12 (Spansion Inc.) 3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit⑩ Process Technology PDF資料下載
參數(shù)資料
| 型號： | S29GL128N90TFIV12 |
| 廠商： | Spansion Inc. |
| 英文描述： | 3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit⑩ Process Technology |
| 中文描述： | 3.0伏只頁面模式閃存具有110納米MirrorBit⑩工藝技術(shù) |
| 文件頁數(shù)： | 52/100頁 |
| 文件大小： | 952K |
| 代理商： | S29GL128N90TFIV12 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
50
S29GL-N MirrorBit Flash Family
S29GL-N_00_B3 October 13, 2006
D a t a S h e e t
Command Definitions
Writing specific address and data commands or sequences into the command register initiates
device operations.
Table 12 on page 63
and
Table 14 on page 65
define the valid register
command sequences.
Writing incorrect address and data values or writing them in the im-
proper sequence may place the device in an unknown state.
A reset command is then
required to return the device to reading array data.
All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data
is latched on the rising edge of WE# or CE#, whichever happens first. Refer to the AC Char-
acteristics section for timing diagrams.
Reading Array Data
The device is automatically set to reading array data after device power-up. No commands
are required to retrieve data. The device is ready to read array data after completing an Em-
bedded Program or Embedded Erase algorithm.
After the device accepts an Erase Suspend command, the device enters the erase-sus-
pend-read mode, after which the system can read data from any non-erase-suspended
sector. After completing a programming operation in the Erase Suspend mode, the system
may once again read array data with the same exception. See the Erase Suspend/Erase Re-
sume Commands section for more information.
The system
must
issue the reset command to return the device to the read (or erase-sus-
pend-read) mode if DQ5 goes high during an active program or erase operation, or if the
device is in the autoselect mode. S ee the next section, Reset Command, for more
information.
See also
“Requirements for Reading Array Data” section on page 14
for more information.
The Read-Only Operations subsection in the
“AC Characteristics” section on page 77
section
provides the read parameters, and
Figure 11, on page 78
shows the timing diagram.
Reset Command
Writing the reset command resets the device to the read or erase-suspend-read mode. Ad-
dress bits are don’t cares for this command.
The reset command may be written between the sequence cycles in an erase command se-
quence before erasing begins. This resets the device to the read mode. Once erasure begins,
however, the device ignores reset commands until the operation is complete.
The reset command may be written between the sequence cycles in a program command se-
quence before programming begins. This resets the device to the read mode. If the program
command sequence is written while the device is in the Erase Suspend mode, writing the
reset command returns the device to the erase-suspend-read mode. Once programming be-
gins, however, the device ignores reset commands until the operation is complete.
The reset command may be written between the sequence cycles in an autoselect command
sequence. Once in the autoselect mode, the reset command must be written to return to the
read mode. If the device entered the autoselect mode while in the Erase Suspend mode, writ-
ing the reset command returns the device to the erase-suspend-read mode.
If DQ5 goes high during a program or erase operation, writing the reset command returns the
device to the read mode (or erase-suspend-read mode if the device was in Erase Suspend).
Note that if DQ1 goes high during a Write Buffer Programming operation, the system must
write the Write-to-Buffer-Abort Reset command sequence to reset the device for the next
operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S29GL128N90TFIV13 | 3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit⑩ Process Technology |
| S29GL128N90TFIV20 | 3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit⑩ Process Technology |
| S29GL128N90TFIV22 | 3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit⑩ Process Technology |
| S29GL128N90TFIV23 | 3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit⑩ Process Technology |
| S29GL256N10FAI012 | 3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit⑩ Process Technology |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S29GL128P10FAI010 | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 16MX8/8MX16 100NS 64BGA - Trays 制造商:Spansion 功能描述:SPZS29GL128P10FAI010 IC 128M PAGE-MODE F |
| S29GL128P10FAI020 | 制造商:Spansion 功能描述: 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 16MX8/8MX16 100NS 64BGA - Trays 制造商:Spansion 功能描述:SPZS29GL128P10FAI020 IC 128M FLASH BGA |
| S29GL128P10FAI022 | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 16MX8/8MX16 100NS 64BGA - Tape and Reel |
| S29GL128P10FAIR20 | 制造商:Spansion 功能描述: |
| S29GL128P10FFI010 | 功能描述:閃存 128Mb 3V 110ns Parallel NOR 閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。