- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374647 > S2091 (Applied Micro Circuits Corp.) 2.5 Gbit Port Bypass Circuit for Fibre Channel Arbitrated Loop(用于光纖通道仲裁環(huán)路的端口旁路電路) PDF資料下載
參數(shù)資料
| 型號： | S2091 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | 2.5 Gbit Port Bypass Circuit for Fibre Channel Arbitrated Loop(用于光纖通道仲裁環(huán)路的端口旁路電路) |
| 中文描述： | 2.5千兆位端口旁路電路的光纖通道仲裁環(huán)路（用于光纖通道仲裁環(huán)路的端口旁路電路） |
| 文件頁數(shù)： | 1/9頁 |
| 文件大?。?/td> | 108K |
| 代理商： | S2091 |
1
S2091
S2091
2.5 GBIT PORT BYPASS CIRCUIT FOR FIBRE CHANNEL ARBITRATED LOOP
FEATURES
Supports 2.5 Gbps Data Rates
Fully differential for minimum
jitter accumulation
TTL Bypass Select
High speed 50
source terminated outputs
0.4W Typical power dissipation
3.3V power supply
20 Pin TSSOP
GENERAL DESCRIPTION
The S2091 is a Port Bypass Circuit (PBC). A single
channel Fibre Channel PBC offers designers maxi-
mum flexibility in FC-AL disk architectures. The
S2091 is designed to minimize jitter accumulation by
providing a high bandwidth fully differential signal
path. Port Bypass circuits are used to provide resil-
iency in Fibre Channel Arbitrated Loop (FC-AL) ar-
chitectures. PBC’s are used within FC-AL disk arrays
to allow for resiliency and hot swapping of FC-AL
drives.
A Port-by-Pass Circuit is a 2:1 Multiplexer with two
modes of operations: Normal and Bypass. In Normal
mode, the disk drive is connected to the loop. In
Bypass mode, the disk drive is either absent or non-
OUT P/N
SEL
DDI P/N
DDO P/N
IN P/N
1
0
PBC
Figure 1. S2091 Block Diagram
1
L
E
S
T
U
O
O
D
D
0
N
I
N
I
1
I
D
D
N
I
Table 1. Truth Table
functional and data bypasses to the next available disk
drive. Normal mode is enabled with a High on the SEL
pin and Bypass mode is enable by a Low on the SEL
pin. Direct Attach Fibre Channel Disk Drives have an
“LRC Interlock” signal defined to control the SEL func-
tion. A system diagram showing the S2091 in a single
loop of a disk array is illustrated in Figure 2.
The S2091 can be cascaded with the S3040 (Data
retimer) for arrays of disk drives greater than 4.
Table 1 is a truth table detailing the data flow
through the S2091. Figure 3 shows a timing diagram
of the data relationship in the S2091. The primary
AC parameter of importance is the deterministic jitter
or data eye degradation inserted by the port bypass
circuit. The design for the S2091 minimized jitter ac-
cumulation by using high bandwidth, low skew fully
differential circuits. This provides for symmetric rise
and fall delays as well as noise rejection.
DEVICE
SPECIFICATION
相關PDF資料 |
PDF描述 |
|---|---|
| S2092 | Serial Backplane Retimer Device(帶片上頻率鎖相環(huán)的串行重定時芯片) |
| S2100 | 64-bit FUSE ROM |
| S2102 | Dual Fibre Channel Device(光纖通道雙收發(fā)器) |
| S2104 | Quad Fibre Channel Device(帶鎖相環(huán)時鐘合成器的光纖通道四收發(fā)器) |
| S212S01 | SIP Type SSR for Medium Power Control |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| S2091A | 制造商:AppliedMicro 功能描述: |
| S2092 | 制造商:TYAN 功能描述:845 MATX P4 S478 - Bulk |
| S2092TT | 制造商:AppliedMicro 功能描述:Telecommunication IC |
| S2095A | 制造商:Tyan 功能描述:MB, ATX, P4, DDR, SNGL AGP, AUDIO |
| S2095AN | 制造商:Tyan 功能描述:MB, ATX, P4, DDR, S AGP, AUDIO, LAN |
發(fā)布緊急采購，3分鐘左右您將得到回復。