- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374646 > S2053 (APPLIEDMICRO INC) Fibre Channel and GigaBit Ethernet Transceiver(用于高速串行數(shù)據(jù)傳送的光纖通道和千兆位以太網(wǎng)收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | S2053 |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 網(wǎng)絡接口 |
| 英文描述： | Fibre Channel and GigaBit Ethernet Transceiver(用于高速串行數(shù)據(jù)傳送的光纖通道和千兆位以太網(wǎng)收發(fā)器) |
| 中文描述： | DATACOM, ETHERNET TRANSCEIVER, PQFP64 |
| 封裝： | PLASTIC, QFP-64 |
| 文件頁數(shù)： | 2/15頁 |
| 文件大?。?/td> | 125K |
| 代理商： | S2053 |
2
FIBRE CHANNEL AND GIGABIT ETHERNET TRANSCEIVER
S2053
Internal clocking and control functions are transpar-
ent to the user. Details of data timing can be seen in
Figure 4. A block diagram showing the basic chip
operation is shown in Figure 3.
Loopback
Local loopback is supported by the chip, and pro-
vides a capability for performing offline testing of the
interface to ensure the integrity of the serial channel
before enabling the transmission medium. It also al-
lows for system diagnostics.
S2053 OVERVIEW
The S2053 transmitter and receiver provide serializa-
tion and deserialization functions for block-encoded
data to implement a Fibre Channel interface. Opera-
tion of the S2053 is straightforward, as depicted in
Figure 2. The sequence of operations is as follows:
Transmitter
1. 10-bit parallel input
2. Parallel-to-serial conversion
3. Serial output
Receiver
1. Clock and data recovery from serial input
2. Serial-to-parallel conversion
3. Frame detection
4. 10-bit parallel output
The 10-bit parallel data handled by the S2053 device
should be from a DC-balanced encoding scheme, such
as the 8B/10B transmission code, in which informa-
tion to be transmitted is encoded 8 bits at a time into
10-bit transmission characters
1
, and be compliant with
ANSI X3.230 FC-PH (Fibre Channel Physical and Sig-
naling Interface).
1. A.X. Widmer and P.A. Franaszek, “A Byte-Oriented DC Balanced (0,4) 8B/10B Transmission Code,” IBM Research Report RC 9391,
May 1982.
Figure 2. Interface Diagram
Parallel
Data In
S2053
Transceiver
REFCLK
Serial
Data In
RBC
Parallel
Data Out
COM_DET
Serial
Data Out
TESTEN
TX [0:9]
10
10
2
PLL CLOCK
MULTIPLIER
F0 = F1 X 10
SHIFT
REGISTER
TXP
TXN
D
Q
PLL CLOCK
RECOVERY
2:1
D
10
D
BITCLK
Q
COM_DET
DETECT
LOGIC
CONTROL
LOGIC
RXP
RXN
EWRAP
-LCK_REF
EN_CDET
RX[0:9]
RBC1
COM_DET
RBC0
SHIFT
REGISTER
Input
Latch
EWRAP
TREFCLK
REFCLKP/N
Figure 3. Functional Block Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| S2054 | Fibre Channel and GigaBit Ethernet Transceiver(帶雙接收和發(fā)送串行I/O的光纖通道和千兆位以太網(wǎng)收發(fā)器) |
| S2055A | SILICON DIFFUSED POWER TRANSISTOR |
| S2057 | Port Bypass Circuit for Fibre Channel and GigaBit Ethernet(用于光纖通道和千兆位以太網(wǎng)的端口旁路電路) |
| S2058 | Port Bypass and Repeater for Fibre Channel Arbitrated Loop(用于光纖通道仲裁環(huán)路的端口旁路電路和中繼器) |
| S2060 | GIGABIT ETHERNET TRANSCEIVER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| S2054AG4 | 制造商:TYAN 功能描述:M-ATX SOCKET-370 INTEL 810 - Bulk |
| S2055 | 制造商:ISC 制造商全稱:Inchange Semiconductor Company Limited 功能描述:Silicon NPN Power Transistors |
| S2055A | 制造商:SAVANTIC 制造商全稱:Savantic, Inc. 功能描述:Silicon NPN Power Transistors |
| S2055AF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SILICON DIFFUSED POWER TRANSISTOR |
| S2055F | 制造商:ISC 制造商全稱:Inchange Semiconductor Company Limited 功能描述:Silicon NPN Power Transistors |
發(fā)布緊急采購，3分鐘左右您將得到回復。