- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374646 > S2043 (Applied Micro Circuits Corp.) HIGH PERFORMANCE SERIAL INTERFACE CIRCUITS PDF資料下載
參數(shù)資料
| 型號(hào)： | S2043 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | HIGH PERFORMANCE SERIAL INTERFACE CIRCUITS |
| 中文描述： | 高性能串行接口電路 |
| 文件頁數(shù)： | 2/20頁 |
| 文件大小： | 241K |
| 代理商： | S2043 |
Applied Micro Circuits Corporation
6195 Lusk Blvd., San Diego, CA 92121 (619) 450-9333
2
HIGH PERFORMANCE SERIAL INTERFACE CIRCUITS
S2042/S2043
Loopback
Local loopback is supported by the chipset, and pro-
vides a capability for performing offline testing of the
interface to ensure the integrity of the serial channel
before enabling the transmission medium. It also al-
lows for system diagnostics.
OVERVIEW
The S2042 transmitter and S2043 receiver provide
serialization and deserialization functions for block-
encoded data to implement a Fibre Channel interface.
Operation of the S2042/S2043 chips is straightfor-
ward, as depicted in Figure 2. The sequence of
operations is as follows:
Transmitter
1. 10/20-bit parallel input
2. Parallel-to-serial conversion
3. Serial output
Receiver
1. Clock and data recovery from serial input
2. Serial-to-parallel conversion
3. Frame detection
4. 10/20-bit parallel output
The 10/20-bit parallel data handled by the S2042 and
S2043 devices should be from a DC-balanced encod-
ing scheme, such as the 8B/10B transmission code,
in which information to be transmitted is encoded 8
bits at a time into 10-bit transmission characters.
Internal clocking and control functions are transparent to
the user. Details of data timing can be seen in Figure 5.
A lock detect feature is provided on the receiver,
which indicates that the PLL is locked (synchronized)
to the reference clock or the data stream.
S2042 TRANSMITTER FUNCTIONAL
DESCRIPTION
The S2042 transmitter accepts parallel input data
and serializes it for transmission over fiber optic or
coaxial cable media. The chip is fully compatible with
the ANSI X3T11 Fibre Channel standard, and sup-
ports the Fibre Channel standard's data rates of 1062,
531 and 266 Mbit/sec.
The parallel input data word can be either 10 bits or
20 bits wide, depending upon DWS pin selection. A
block diagram showing the basic chip operation is
shown in Figure 3.
Figure 3. S2042 Functional Block Diagram
CONTROL
LOGIC
TEST
DWS
D(0..19)
OE1
OE0
REFCLK
REFSEL
RATESEL
2:1
10
10
20
10
DIVIDE-BY-2
PLL CLOCK
MULTIPLIER
F0 = F1 X 10/20
SHIFT
REGISTER
TX
TY
TLX
TLY
TCLK
TCLKN
DIVIDE-BY-2
D
Q
Parallel
Data In
S2042
Transmitter
S2043
Receiver
RefClk
Lock
Detect
RefClk
RCLK
Parallel
Data Out
Loopback
Loopback
Sync
Serial
Data
TCLK
Figure 2. Fibre Channel Interface Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S2052 | Fibre Channel and GigaBit Ethernet Transceiver(用于高速串行數(shù)據(jù)傳送的光纖通道和千兆位以太網(wǎng)收發(fā)器) |
| S2053 | Fibre Channel and GigaBit Ethernet Transceiver(用于高速串行數(shù)據(jù)傳送的光纖通道和千兆位以太網(wǎng)收發(fā)器) |
| S2054 | Fibre Channel and GigaBit Ethernet Transceiver(帶雙接收和發(fā)送串行I/O的光纖通道和千兆位以太網(wǎng)收發(fā)器) |
| S2055A | SILICON DIFFUSED POWER TRANSISTOR |
| S2057 | Port Bypass Circuit for Fibre Channel and GigaBit Ethernet(用于光纖通道和千兆位以太網(wǎng)的端口旁路電路) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S2043B-10 | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:HIGH PERFORMANCE SERIAL INTERFACE CIRCUITS |
| S2044 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:POSITION SENSITIVE DETECTOR |
| S20440 | 制造商:Microsemi Corporation 功能描述:STD RECOVERY RECTFR 400V 12A 2PIN DO-4 - Bulk |
| S204401N1126 | 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:SILICON POWER RECTIFIER |
| S204401N1126A | 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:SILICON POWER RECTIFIER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。