- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄192292 > S1M8660AX01-F0T0 SPECIALTY TELECOM CIRCUIT, CBCC48 PDF資料下載
參數(shù)資料
| 型號： | S1M8660AX01-F0T0 |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, CBCC48 |
| 封裝： | 7 X 7 MM, BCC-48 |
| 文件頁數(shù)： | 15/32頁 |
| 文件大?。?/td> | 270K |
| 代理商： | S1M8660AX01-F0T0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
S1M8660A (Preliminary)
RX IF/BBA WITH GPS
22
CONTROL REGISTERS
S1M8660A has various registers which can be programmed by the SPI bus. These registers have their own
function which are described below.
Table 3. S1M8660A Control Registers
Register name
Address
R/W
Default vale
Description
RESET
0x00
W
-
Reset.
Reset S1M8660A and all the register values are
returned to their default value.
SPI_ID
0x01
R
0x1F
SPI_ID.
Each slave device has its own, independent code;
S1M8660A code is 1Fh.
BLOCK_CTL
0x04
R/W
0x3C
BLOCK_CTL
Decides on the S1M8660A operation and performs the
same functions as IDLEB, FMB and SLEEPB in the
parallel control mode.
CLK_GEN_
MODE
0x09
R/W
0x0C
CLK_GEN_MODE
Changes the internal divider(TCXO,CHIPx8) conditions;
controls the output drive.
FILTER_SEL
0x0A
R/W
0x0A
FILTER_SEL
Lowpass filter selection
AGC_DCONV
0x0C
R/W
0x0B
AGC_DCONV
Controls the AGC gain control range and VCO output.
Reserved
0x10
- 0x15
Absolutely not permitted.
W : MODEM is recorded in the S1M8660A register R : When S1M8660A sends data to the modem
Table 4. Description Of Control Registers
Address
Name
Type
Bits
Description
00(h)
RESET
W
-
When the master uses this register, the S1M8660A
returns all the programmed register values to their initial
value.
01(h)
SPI_ID
R
[5:0]
This read-only register is used to confirm the type of
slave connected to the master. It is set to 1Fh and all
S1M8660A has the same value. This is the ID absolutely
required to differentiate the controller from the data,
when there are many slaves connected to the SPI bus.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1M8836X01-G0T0 | PLL FREQUENCY SYNTHESIZER, 1000 MHz, CQCC24 |
| S1P-SLV | 1 CONTACT(S), FEMALE, TWO PART BOARD CONNECTOR, CRIMP |
| S1T0567X01-D0B0 | TELECOM, TONE DECODER CIRCUIT, PDIP8 |
| S1U2-12-RC | 500 MHz - 2000 MHz RF/MICROWAVE SGL POLE SGL THROW SWITCH, 1.5 dB INSERTION LOSS |
| S2004VS2 | 4 A, 200 V, SCR, TO-251 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1M8662A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:CDMA/PCS/GPS Triple Mode IF/ baseband IC |
| S1M8662AX01-F0T0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:CDMA/PCS/GPS Triple Mode IF/ baseband IC |
| S1M8821 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:INTERGER RF/IF DUAL PLL |
| S1M8821X01-R0T0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:INTERGER RF/IF DUAL PLL |
| S1M8822 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:INTERGER RF/IF DUAL PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。