- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄192292 > S1M8657X01-E0T0 TELECOM, CELLULAR, BASEBAND CIRCUIT, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | S1M8657X01-E0T0 |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, PQFP48 |
| 封裝： | 7 X 7 MM, LQFP-48 |
| 文件頁數(shù)： | 17/34頁 |
| 文件大?。?/td> | 281K |
| 代理商： | S1M8657X01-E0T0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
S1M8657
TX IF/BBA WITH AGC
24
General Purpose ADC Basic-Mode Operation Using SPI
(SEN = high, TXMODE_CONT[0] = low)
SPI can be used when SEN= high. The GP-ADC operates in the basic mode. Under these circumstances, GP-
ADC is under the control of the SPI registers. The results of conversion can be output to not only the SPI register
GPADC_RSLT[7:0] but also to GPDATA and GPCLK. When the basic mode turns on and SPI starts, they are
automatically set. If the TXMODE_CONT[0] is "0" and all GP-ADC related controls and input/output function are
conducted through the SPI bus, the GP-ADC only outputs the SPI input/output. GPENA can also drive GP-ADC;
in this case, GPDATA and GPCLK are output and save at the same time in the SPI register, GPADC_RSLT[7:0].
In this mode, MODE_CONT[6:5] register holds the parallel input pins, SMSB/PAON and SLSB/CLK. If GPENA
changes from low to high or GPDAC_MODE[7] register from "0" to "1", the GP-ADC stars the conversion.
Essentially these indicate the start of conversion in basic mode. For a new conversion, these GPENA and
GDAC_MODE[7] must be left at low state and intialization starts at the rising edge of when they become high.
While conversion is going on, GP-ADC cannot receive any signals. GPADC_RSLT[7:0], which has the GP-ADC
conversion value, maintains its previous value until the end of the new conversion.
Table 7. GP-ADC Range Select in Basic Mode
GPADC_MODE[4]
TXNODE_CONT[6:5]
Vin Mid
Input Range
LSB(mV)
GPADC Input
Zin
0
00
1.0
4
GPIN1
∞
0
01
2.0
1.0
4
GPIN1
∞
0
10
1.5
2.0
8
GPIN2
∞
0
11
1.5
2.0
8
GPIN3
∞
1
00
0.75
0.5
2
GPIN1
∞
1
01
1.5
2.0
8
GPIN1
∞
1
10
1.5
2.0
8
GPIN2
∞
1
11
1.5
2.0
8
GPIN3
∞
GP-ADC can select from various input range as well as resolution value for each mid-voltage and LSB. It has a
built-in input switch, which allows for easy connection with the input sensor. All programmable options are set by
SPI registers TXMODE_CONT[6:5] and GOADC_MODE[4].
General Purpose ADC Conversion Time
GP-ADC conversion time is determined based on the TCXO and GP-ADC clock divide ratio in the SPI register
GPADC_MODE[7:6]. GP-ADC needs a total of 6 GPCLK cycles from its restart to start of data sampling; the
required ADC conversion time is 8 and 1/2 GPCLK cycles.
A total of 14.5 GPCLK cycles are used.
Table 8. Maximum Conversion Time
GPADC_MODE[7:6]
Units
00
01
10
11
TCXO frequency
MHz
19.68
Divide ratio
16
32
48
64
Conversion time
us, max
11.79
23.58
35.37
47.17
相關PDF資料 |
PDF描述 |
|---|---|
| S1M8657X01-F0T0 | TELECOM, CELLULAR, BASEBAND CIRCUIT, BCC48 |
| S1M8660AX01-F0T0 | SPECIALTY TELECOM CIRCUIT, CBCC48 |
| S1M8836X01-G0T0 | PLL FREQUENCY SYNTHESIZER, 1000 MHz, CQCC24 |
| S1P-SLV | 1 CONTACT(S), FEMALE, TWO PART BOARD CONNECTOR, CRIMP |
| S1T0567X01-D0B0 | TELECOM, TONE DECODER CIRCUIT, PDIP8 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| S1M8657X01-F0T0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:TX IF/BBA WITH AGC |
| S1M8660A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:RX IF / BBA WITH GPS |
| S1M8660AX01-F0T0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:RX IF / BBA WITH GPS |
| S1M8662A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:CDMA/PCS/GPS Triple Mode IF/ baseband IC |
| S1M8662AX01-F0T0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:CDMA/PCS/GPS Triple Mode IF/ baseband IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。