- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄192275 > S-1172B42-E6T1U 4.2 V FIXED POSITIVE LDO REGULATOR, 0.1 V DROPOUT, PDSO6 PDF資料下載
參數(shù)資料
| 型號(hào)： | S-1172B42-E6T1U |
| 元件分類(lèi)： | 固定正電壓?jiǎn)温份敵鯨DO穩(wěn)壓器 |
| 英文描述： | 4.2 V FIXED POSITIVE LDO REGULATOR, 0.1 V DROPOUT, PDSO6 |
| 封裝： | HALOGEN FREE AND LEAD FREE, HSOP-6 |
| 文件頁(yè)數(shù)： | 15/34頁(yè) |
| 文件大?。?/td> | 478K |
| 代理商： | S-1172B42-E6T1U |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)
ProASIC3 DC and Switching Characteristics
2- 96
v1.3
Timing Characteristics
Table 2-109 FIFO (for all dies except A3P250)
Worst Commercial-Case Conditions: TJ = 70°C, VCC = 1.425 V
Parameter
Description
–2
–1
Std.
–F
Units
tENS
REN_B, WEN_B Setup Time
1.34
1.52
1.79
2.15
ns
tENH
REN_B, WEN_B Hold Time
0.00
ns
tBKS
BLK_B Setup Time
0.19
0.22
0.26
0.31
ns
tBKH
BLK_B Hold Time
0.00
ns
tDS
Input Data (DI) Setup Time
0.18
0.21
0.25
0.29
ns
tDH
Input Data (DI) Hold Time
0.00
ns
tCKQ1
Clock HIGH to New Data Valid on DO (flow-through)
2.17
2.47
2.90
3.48
ns
tCKQ2
Clock HIGH to New Data Valid on DO (pipelined)
0.94
1.07
1.26
1.52
ns
tRCKEF
RCLK HIGH to Empty Flag Valid
1.72
1.96
2.30
2.76
ns
tWCKFF
WCLK HIGH to Full Flag Valid
1.63
1.86
2.18
2.62
ns
tCKAF
Clock HIGH to Almost Empty/Full Flag Valid
6.19
7.05
8.29
9.96
ns
tRSTFG
RESET_B LOW to Empty/Full Flag Valid
1.69
1.93
2.27
2.72
ns
tRSTAF
RESET_B LOW to Almost Empty/Full Flag Valid
6.13
6.98
8.20
9.85
ns
tRSTBQ
RESET_B LOW to Data Out LOW on DO (flow-through)
0.921.051.231.48
ns
RESET_B LOW to Data Out LOW on DO (pipelined)
0.92
1.05
1.23
1.48
ns
tREMRSTB
RESET_B Removal
0.29
0.33
0.38
0.46
ns
tRECRSTB
RESET_B Recovery
1.50
1.71
2.01
2.41
ns
tMPWRSTB
RESET_B Minimum Pulse Width
0.21
0.24
0.29
0.34
ns
tCYC
Clock Cycle Time
3.23
3.68
4.32
5.19
ns
FMAX
Maximum Frequency for FIFO
310
272
231
193
MHz
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating
values.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S-1172B42-U5T1U | 4.2 V FIXED POSITIVE LDO REGULATOR, 0.1 V DROPOUT, PDSO5 |
| S-1200B47-I6T2G | 4.7 V FIXED POSITIVE LDO REGULATOR, 0.19 V DROPOUT, PDSO6 |
| S-1313D11-N4T1U3 | FIXED POSITIVE LDO REGULATOR, PDSO4 |
| S-1313D17-A4T1U3 | FIXED POSITIVE LDO REGULATOR, PDSO4 |
| S-1313D17-N4T1U3 | FIXED POSITIVE LDO REGULATOR, PDSO4 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S-1172B42-U5T1G | 制造商:SII 制造商全稱(chēng):Seiko Instruments Inc 功能描述:HIGH RIPPLE-REJECTION LOW DROPOUT HIGH OUTPUT CURRENT CMOS VOLTAGE REGULATOR |
| S-1172B43-E6T1G | 制造商:SII 制造商全稱(chēng):Seiko Instruments Inc 功能描述:HIGH RIPPLE-REJECTION LOW DROPOUT HIGH OUTPUT CURRENT CMOS VOLTAGE REGULATOR |
| S-1172B43-U5T1G | 制造商:Seiko Instruments Inc (SII) 功能描述:LINEAR LDO REG HI 70UA IQ 1000MA IOUT |
| S-1172B44-E6T1G | 制造商:SII 制造商全稱(chēng):Seiko Instruments Inc 功能描述:HIGH RIPPLE-REJECTION LOW DROPOUT HIGH OUTPUT CURRENT CMOS VOLTAGE REGULATOR |
| S-1172B44-U5T1G | 制造商:SII 制造商全稱(chēng):Seiko Instruments Inc 功能描述:HIGH RIPPLE-REJECTION LOW DROPOUT HIGH OUTPUT CURRENT CMOS VOLTAGE REGULATOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。