- 您現(xiàn)在的位置：買賣IC網 > PDF目錄192275 > S-1172B42-E6T1U 4.2 V FIXED POSITIVE LDO REGULATOR, 0.1 V DROPOUT, PDSO6 PDF資料下載
參數(shù)資料
| 型號： | S-1172B42-E6T1U |
| 元件分類： | 固定正電壓單路輸出LDO穩(wěn)壓器 |
| 英文描述： | 4.2 V FIXED POSITIVE LDO REGULATOR, 0.1 V DROPOUT, PDSO6 |
| 封裝： | HALOGEN FREE AND LEAD FREE, HSOP-6 |
| 文件頁數(shù)： | 10/34頁 |
| 文件大?。?/td> | 478K |
| 代理商： | S-1172B42-E6T1U |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
ProASIC3 DC and Switching Characteristics
2- 92
v1.3
Table 2-108 RAM512X18
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V
Parameter
Description
–2
–1
Std.
–F
Units
tAS
Address setup time
0.25 0.28 0.33 0.40
ns
tAH
Address hold time
0.00 0.00 0.00 0.00
ns
tENS
REN_B, WEN_B setup time
0.13 0.15 0.17 0.21
ns
tENH
REN_B, WEN_B hold time
0.10 0.11 0.13 0.16
ns
tDS
Input data (DI) setup time
0.18 0.21 0.25 0.29
ns
tDH
Input data (DI) hold time
0.00 0.00 0.00 0.00
ns
tCKQ1
Clock HIGH to new data valid on DO (output retained, WMODE = 0)
2.16 2.46 2.89 3.47
ns
tCKQ2
Clock HIGH to new data valid on DO (pipelined)
0.90 1.02 1.20 1.44
ns
tWRO
Address collision clk-to-clk delay for reliable read access after write
on same address
TBDTBD TBDTBD
ns
tCCKH
Address collision clk-to-clk delay for reliable write access after
write/read on same address
TBDTBD TBDTBD
ns
tRSTBQ
RESET_B LOW to data out LOW on DO (flow-through)
0.92 1.05 1.23 1.48
ns
RESET_B LOW to data out LOW on DO (pipelined)
0.92 1.05 1.23 1.48
ns
tREMRSTB
RESET_B removal
0.29 0.33 0.38 0.46
ns
tRECRSTB
RESET_B recovery
1.50 1.71 2.01 2.41
ns
tMPWRSTB
RESET_B minimum pulse width
0.21 0.24 0.29 0.34
ns
tCYC
Clock cycle time
3.23 3.68 4.32 5.19
ns
FMAX
Maximum frequency
310
272
231
193
MHz
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating
values.
相關PDF資料 |
PDF描述 |
|---|---|
| S-1172B42-U5T1U | 4.2 V FIXED POSITIVE LDO REGULATOR, 0.1 V DROPOUT, PDSO5 |
| S-1200B47-I6T2G | 4.7 V FIXED POSITIVE LDO REGULATOR, 0.19 V DROPOUT, PDSO6 |
| S-1313D11-N4T1U3 | FIXED POSITIVE LDO REGULATOR, PDSO4 |
| S-1313D17-A4T1U3 | FIXED POSITIVE LDO REGULATOR, PDSO4 |
| S-1313D17-N4T1U3 | FIXED POSITIVE LDO REGULATOR, PDSO4 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| S-1172B42-U5T1G | 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:HIGH RIPPLE-REJECTION LOW DROPOUT HIGH OUTPUT CURRENT CMOS VOLTAGE REGULATOR |
| S-1172B43-E6T1G | 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:HIGH RIPPLE-REJECTION LOW DROPOUT HIGH OUTPUT CURRENT CMOS VOLTAGE REGULATOR |
| S-1172B43-U5T1G | 制造商:Seiko Instruments Inc (SII) 功能描述:LINEAR LDO REG HI 70UA IQ 1000MA IOUT |
| S-1172B44-E6T1G | 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:HIGH RIPPLE-REJECTION LOW DROPOUT HIGH OUTPUT CURRENT CMOS VOLTAGE REGULATOR |
| S-1172B44-U5T1G | 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:HIGH RIPPLE-REJECTION LOW DROPOUT HIGH OUTPUT CURRENT CMOS VOLTAGE REGULATOR |
發(fā)布緊急采購，3分鐘左右您將得到回復。