參數(shù)資料
型號(hào): RTL8201BL
廠商: Electronic Theatre Controls, Inc.
英文描述: REALTEK SINGLE CHIP SINGLE PORT 10/100M FAST ETHERNET PHYCEIVER RTL8201BL
中文描述: 瑞昱單片單端口10/100M自適應(yīng)快速以太網(wǎng)PHYCEIVER RTL8201BL
文件頁(yè)數(shù): 17/29頁(yè)
文件大小: 335K
代理商: RTL8201BL
RTL8201BL
2002-03-29
Rev.1.2
17
4)
MII/SNIB
: Pull high to set RTL8201BL into MII mode operation, which is the default mode for the RTL8201. This pin
pulled low will set the RTL8201BL into SNI mode operation. When set to SNI mode, the RTL8201BL will work at
10Mbps. Please refer to the section covering Serial Network Interface for more detail information.
5)
ANE pin
: Pull high to enable Auto-negotiation (default). Pull low to disable auto-negotiation and activate the parallel
detection mechanism. Please refer to the section covering Auto-negotiation and Parallel Detection
6)
Speed pin
: When ANE is pulled high, the ability to adjust speed is setup. When ANE is pulled low, pull this pin low to
force 10Mbps operation and high to force 100Mbps operation. Please refer to the section on Auto-negotiation and Parallel
Detection.
7)
DUPLEX pin
: When ANE is pulled high, the ability to adjust the DUPLEX pin will be setup. When ANE is pulled low,
pull this pin low to force half duplex and high to force full duplex operation. Please refer to the section covering
Auto-negotiation and Parallel Detection.
7.5 LED and PHY Address Configuration
In order to reduce the pin count on the RTL8201BL, the LED pins are duplexed with the PHY address pins. Because the
PHYAD strap options share the LED output pins, the external combinations required for strapping and LED usage must be
considered in order to avoid contention. Specifically, when the LED outputs are used to drive LEDs directly, the active state of
each output driver is dependent on the logic level sampled by the corresponding PHYAD input upon power-up/reset. For
example, as following left figure shows, if a given PHYAD input is resistively pulled high then the corresponding output will
be configured as an active low driver. As right figure shows, if a given PHYAD input is resistively pulled low then the
corresponding output will be configured as an active high driver.
The PHY address configuration pins should not be connected
to GND or VCC directly, but must be pulled high or low through a resistor
(ex 5.1K
). If no LED indications are needed, the
components of the LED path (LED+510
) can be removed.
PAD[0:4]/
LED[0:4]
PAD[0:4]/
LED[0:4]
VCC
LED
510 ohm
5.1K ohm
LED
5.1K ohm
510 ohm
PHY address[:] = logic 1
LED indication = active low
PHY address[:] = logic 0
LED indication = active High
LED0
LED1
LED2
LED3
LED4
Link
Full Duplex
Link 10-Activity
Link 100-Activity
Collision
LED Definitions
7.6 Serial Network Interface
The RTL8201BL also supports the traditional 7-wire serial interface to cooperate with legacy MACs or embedded systems. To
setup for this mode of operation, pull the MII/SNIB pin low and by doing so, the RTL8201BL will ignore the setup of the
ANE and SPEED pins. In this mode, the RTL8201BL will set the default to work in 10Mbps and Half-duplex mode. But the
RTL8201BL may also support full duplex mode operation if the DUPLEX pin has been pulled high.
相關(guān)PDF資料
PDF描述
RTL8208 REALTEK SINGLE CHIP OCTAL 10/100 MBPS FAST ETHERNET TRANSCEIVER
RTOB precision resistors
RTO-B precision resistors
RTS8505C The RTS8505C is a caller ID integrated chip with call waiting function. An 8-bit microprocessor (6502) has been built in the chip and it provides a co
RUR-D810 ULTRA HIGH SPEED RECTIFIERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RTL8201BL-LF 制造商:Realtek Semiconductor 功能描述:
RTL8201CP 制造商:Realtek 功能描述:10M/100M
RTL8201CP-LF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover)
RTL8201CP-VD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover)
RTL8201CP-VD-LF 制造商:WIZnet Co Ltd 功能描述:Physical I/F Chip+Auto-Crossover,Realtek 制造商:Realtek Semiconductor 功能描述: 制造商:WIZnet Co Ltd 功能描述:IC,RTL8201CP-VD-LF 制造商:WIZNET INC 功能描述:IC,RTL8201CP-VD-LF