參數(shù)資料
型號(hào): RM7065A-400T
英文描述: Microprocessor
中文描述: 微處理器
文件頁數(shù): 21/52頁
文件大?。?/td> 901K
代理商: RM7065A-400T
Proprietary and Confidential to PMC-Sierra, Inc and for its Customers’ Internal Use
Document ID: PMC-2010145, Issue 3
21
RM7065A Microprocessor with On-Chip Secondary Cache Data Sheet
Released
create special purpose maps; for example, an entire frame buffer can be memory mapped using
only one TLB entry.
The second mechanism controls the replacement algorithm when a TLB miss occurs. The
RM7065A provides a random replacement algorithm to select a TLB entry to be written with a
new mapping. However, the processor also provides a mechanism whereby a system specific
number of mappings can be locked into the TLB, thereby avoiding random replacement. This
mechanism uses the CP0 Wired register and allows the operating system to guarantee that certain
pages are always mapped for performance reasons and to avoid a deadlock condition. This
mechanism also facilitates the design of real-time systems by allowing deterministic access to
critical software.
The JTLB also contains information that controls the cache coherency protocol for each page.
Specifically, each page has attribute bits to determine whether the coherency algorithm is:
uncached
write-back
write-through with write-allocate
write-through without write-allocate
write-back with secondary bypass
Note that both of the write-through protocols bypass the secondary cache since it does not support
writes of less than a complete cache line.
These protocols are used for both code and data on the RM7065A with data using write-back or
write-through depending on the application. The write-through modes support the same efficient
frame buffer handling as the RM5200 Family.
4.14 Instruction TLB
The RM7065A uses a 4-entry instruction TLB (ITLB). The ITLB offers the following advantages;
Minimizes contention for the JTLB
Eliminates the critical path of translating through a large associative array
Allows instruction address and data address translations to occur in parallel
Saves power
Each ITLB entry maps a 4 KB page. The ITLB improves performance by allowing instruction
address translation to occur in parallel with data address translation. When a miss occurs on an
instruction address translation by the ITLB, the least-recently used ITLB entry is filled from the
JTLB. The operation of the ITLB is completely transparent to the user.
4.15 Data TLB
The RM7065A uses a 4-entry data TLB (DTLB) for the same reasons cited above for the ITLB.
Each DTLB entry maps a 4 KB page. The DTLB improves performance by allowing data address
translation to occur in parallel with instruction address translation. When a miss occurs on a data
address translation, the DTLB is filled from the JTLB. The DTLB refill is pseudo-LRU; the least
recently used entry of the least recently used pair of entries is filled. The operation of the DTLB is
completely transparent to the user.
相關(guān)PDF資料
PDF描述
RM741D Voltage-Feedback Operational Amplifier
KA741EI Voltage-Feedback Operational Amplifier
KA741EID Voltage-Feedback Operational Amplifier
KA741ID Voltage-Feedback Operational Amplifier
RM741T Voltage-Feedback Operational Amplifier
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RM7065C-466L-D004 制造商:PMC Sierra from Components Direct 功能描述:RM7065C-466L-D004 - Trays 制造商:PMC-Sierra 功能描述:PMC-Sierra RM7065C-466L-D004 Microprocessors
RM7065C-600T-D004 制造商:PMC-Sierra 功能描述:
RM707012 功能描述:通用繼電器 3PDT 16A 12VDC 86Ohm POWER RELAY RoHS:否 制造商:Omron Electronics 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值:150 A 線圈電壓:24 VDC 線圈電阻:144 Ohms 線圈電流:167 mA 切換電壓:400 V 安裝風(fēng)格:Chassis 觸點(diǎn)材料:
RM707024 功能描述:通用繼電器 16 AMP 24VDC 3PDT RoHS:否 制造商:Omron Electronics 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值:150 A 線圈電壓:24 VDC 線圈電阻:144 Ohms 線圈電流:167 mA 切換電壓:400 V 安裝風(fēng)格:Chassis 觸點(diǎn)材料:
RM707060 功能描述:通用繼電器 RoHS:否 制造商:Omron Electronics 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值:150 A 線圈電壓:24 VDC 線圈電阻:144 Ohms 線圈電流:167 mA 切換電壓:400 V 安裝風(fēng)格:Chassis 觸點(diǎn)材料: