- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378162 > RM5261A-300-H (PMC-Sierra, Inc.) CONNECTOR ACCESSORY PDF資料下載
參數(shù)資料
| 型號： | RM5261A-300-H |
| 廠商： | PMC-Sierra, Inc. |
| 英文描述： | CONNECTOR ACCESSORY |
| 中文描述： | 連接器附件 |
| 文件頁數(shù)： | 11/42頁 |
| 文件大小： | 683K |
| 代理商： | RM5261A-300-H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer’s Internal Use
Document ID: PMC-2002240, Issue 2
11
RM5261A Microprocessor with 64-Bit System Bus Data Sheet
Preliminary
3
Hardware Overview
The RM5261A offers a high-level of integration targeted at high-performance embedded
applications. The key elements of the RM5261A are briefly described below.
Superscalar Dispatch
3.1
The RM5261A has an asymmetric superscalar dispatch unit which allows it to issue an integer
instruction and a floating-point computation instruction simultaneously. Integer instructions
include alu, branch, load/store, and floating-point load/store, while floating-point computation
instructions include floating-point add, subtract, combined multiply-add, and convert. In
combination with its high-throughput fully pipelined floating-point execution unit, the superscalar
capability of the RM5261A provides unparalleled price/performance in computationally intensive
embedded applications.
CPU Registers
3.2
The RM5261A CPU contains 32 general purpose registers, two special purpose registers for
integer multiplication and division, a program counter, and no condition code bits. Figure 2 shows
the user visible state.
Figure 2 CPU Registers
3.3
Integer Unit
The RM5261A implements the MIPS IV Instruction Set Architecture and is therefore fully upward
compatible with applications that run on processors implementing the earlier generation MIPS I-
III instruction sets. Additionally, the RM5261A includes two implementation specific instructions
not found in the baseline MIPS IV ISA but that are useful in the embedded market place. These
instructions are integer multiply-accumulate (
MAD
) and 3-operand integer multiply (
MUL
).
The RM5261A integer unit includes thirty-two general purpose 64-bit registers, a load/store
architecture with single cycle ALU operations (add, sub, logical, shift) and an autonomous
multiply/divide unit. Additional register resources include: the HI/LO result registers for the two-
operand integer multiply/divide operations, and the program counter (PC).
General Purpose Registers
63
0
Multiply/Divide Registers
63
HI
63
LO
0
r1
r2
0
0
Program Counter
63
PC
r29
r30
r31
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RM5261A-300-HI | CONNECTOR ACCESSORY |
| RM5261A-350-H | CONNECTOR ACCESSORY |
| RM5261 | RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released |
| RM5261-200-Q | RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released |
| RM5261-200-QI | RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RM5261A-300HI-B002 | 制造商:PMC Sierra from Components Direct 功能描述:MICROPROCESSOR 64-BIT 300MHZ 0.18UM TECHNOLOGY - Trays 制造商:PMC-Sierra 功能描述:PMC SIERRA RM5261A-300HI-B002, Microprocessor 64-Bit 300MHz 0.18um Technology 3.3V 208-Pin MQFP |
| RM5261A-300J-B002 | 制造商:PMC Sierra from Components Direct 功能描述:RM5261A-300J-B002, MICROPROCESSOR 64-BIT 300MHZ 0.18UM TECHN - Trays 制造商:PMC SIERRA 功能描述:PMC SIERRA RM5261A-300J-B002, Microprocessor 64-Bit 300MHz 0.18um Technology 3.3V 208-Pin LFMQFP |
| RM5270-150S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM5270-200S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM5271-200S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。