- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378162 > RM5261-200-Q (PMC-SIERRA INC) RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released PDF資料下載
參數(shù)資料
| 型號(hào)： | RM5261-200-Q |
| 廠商： | PMC-SIERRA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released |
| 中文描述： | 64-BIT, 200 MHz, MICROPROCESSOR, PQFP208 |
| 封裝： | POWER, QFP-208 |
| 文件頁數(shù)： | 28/40頁 |
| 文件大小： | 683K |
| 代理商： | RM5261-200-Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer
’
s Internal Use
Document ID: PMC-2002241, Issue 1
28
RM5261
Microprocessor with 64-Bit System Bus Data Sheet
Released
Table 9 Initialization Interface
Pin Name
BigEndian
Table 10 Power Supply
Note
1.
An "*" at the end of the signal denotes active low.
Type
Input
Description
Allows the system to change the processor addressing mode without
rewriting the mode ROM.
Vcc is OK
When asserted, this signal indicates to the RM5261 that the 3.3V
power supply has been above 3.0V for more than 100 milliseconds and
will remain stable. The assertion of VccOK initiates the reading of the
boot-time mode control serial stream.
Cold reset
This signal must be asserted for a power on reset or a cold reset.
ColdReset must be de-asserted synchronously with SysClock.
Reset
This signal must be asserted for any reset sequence. It may be
asserted synchronously or asynchronously for a cold reset, or
synchronously to initiate a warm reset. Reset must be de-asserted
synchronously with SysClock.
Boot mode clock
Serial boot-mode data clock output at the system clock frequency
divided by 256.
Boot mode data in
Serial boot-mode data input.
VccOK
Input
ColdReset*
Input
Reset*
Input
ModeClock
Output
ModeIn
Input
Pin Name
Type
Description
VccInt
VccIO
Vss
Input
Input
Input
Power supply for core.
Power supply for I/O.
Ground return.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RM5261-200-QI | RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released |
| RM5261-250-Q | RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released |
| RM5261-266-Q | RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released |
| RM7065 | RM7065A⑩ Microprocessor with On-Chip Secondary Cache Data Sheet Preliminary |
| RM7065A | 64-Bit MIPS RISC Microprocessor with Integrated L2 Cache |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RM5261-225Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM5261-250Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM5261-250Q-C001 | 制造商:PMC Sierra from Components Direct 功能描述:RM5261-250Q-C001, MICROPROCESSOR 64-BIT 0.25 UM CMOS TECHNOL - Trays 制造商:PMC-Sierra 功能描述:PMC SIERRA RM5261-250Q-C001, Microprocessor 64-Bit 0.25 um CMOS Technology 3.3V 208-Pin PQFP |
| RM5261-266Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM5261A | 制造商:PMC 制造商全稱:PMC 功能描述:64-Bit MIPS RISC Microprocessor with 32/64-Bit System Bus |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。