參數(shù)資料
型號(hào)： RM5261-200-Q
廠商： PMC-SIERRA INC
元件分類： 微控制器/微處理器
英文描述： RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released
中文描述： 64-BIT, 200 MHz, MICROPROCESSOR, PQFP208
封裝： POWER, QFP-208
文件頁(yè)數(shù)： 23/40頁(yè)
文件大?。?/td> 683K
代理商： RM5261-200-Q
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer
’
s Internal Use
Document ID: PMC-2002241, Issue 1
23
RM5261
Microprocessor with 64-Bit System Bus Data Sheet
Released
Figure 7 Processor Block Read
Figure 8 shows a processor block write using write response pattern DDDD, or code 0, of the boot-
time mode select options.
Figure 8 Processor Block Write
3.26 Enhanced Write Modes
The RM5231 implements two enhancements to the original R4000 write mechanism: Write
Reissue and Pipeline Writes. The original R4000 allowed a write address cycle on the
SysAD
bus
only once every four SysClock cycles. Hence for a non-block write, this meant that two out of
every four cycles were wait states.
Pipelined write mode eliminates these two wait states by allowing the processor to drive a new
write address onto the bus immediately after the previous data cycle. This allows for higher
SysAD
bus utilization. However, at high bus frequencies the processor may drive a subsequent
write onto the bus prior to the time the external agent deasserts
WrRdy*
, indicating that it can not
accept another write cycle. This can cause the write cycle to be missed.
Write reissue mode is an enhancement to pipelined write mode and allows the processor to reissue
missed write cycles. If
WrRdy*
is deasserted during the issue phase of a write operation, the cycle
is aborted by the processor and reissued at a later time.
SysClock
SysAD
SysCmd
ValidOut*
ValidIn*
RdRdy*
WrRdy*
Release*
Addr
Data0
Data1
Data2
Data3
Read
NData
NData
NData
NEOD
SysClock
SysAD
SysCmd
ValidOut*
ValidIn*
RdRdy*
WrRdy*
Release*
Addr
Data0
Data1
Data2
Data3
Write
NData
NData
NData
NEOD
相關(guān)PDF資料
PDF描述
RM5261-200-QI RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released
RM5261-250-Q RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released
RM5261-266-Q RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released
RM7065 RM7065A⑩ Microprocessor with On-Chip Secondary Cache Data Sheet Preliminary
RM7065A 64-Bit MIPS RISC Microprocessor with Integrated L2 Cache
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RM5261-225Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor
RM5261-250Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor
RM5261-250Q-C001 制造商:PMC Sierra from Components Direct 功能描述:RM5261-250Q-C001, MICROPROCESSOR 64-BIT 0.25 UM CMOS TECHNOL - Trays 制造商:PMC-Sierra 功能描述:PMC SIERRA RM5261-250Q-C001, Microprocessor 64-Bit 0.25 um CMOS Technology 3.3V 208-Pin PQFP
RM5261-266Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor
RM5261A 制造商:PMC 制造商全稱:PMC 功能描述:64-Bit MIPS RISC Microprocessor with 32/64-Bit System Bus
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*