- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225036 > RG82845MZ Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號(hào)： | RG82845MZ |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項(xiàng)-數(shù)據(jù)表參考 |
| 文件頁(yè)數(shù)： | 21/157頁(yè) |
| 文件大?。?/td> | 1407K |
| 代理商： | RG82845MZ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
117
R
Table 28. Data Bytes on SO-DIMM Used for Programming DRAM Registers
Byte
Function
2
Memory Type (SDR SDRAM or DDR SDRAM)
3
# of Row Addresses, not counting Bank Addresses
4
# of Column Addresses
5
# of SO-DIMM banks
11
ECC, no ECC
12
Refresh Rate/Type
17
# Banks on each Device
The above table is only a subset of the defined SPD bytes on the SO-DIMMs. These bytes collectively
provide enough data for programming the Intel 845MP/845MZ MCH-M SDRAM registers.
5.2.3.
DRAM Performance Description
The overall memory performance is controlled by the DRAM timing register, which pipelines depth used
in Intel 845MP/845MZ MCH-M, memory speed grade and the type of SDRAM used in the system.
Besides this, the exact performance in a system is also dependent on the total memory supported,
external buffering and memory array layout. The most important contribution to overall performance by
the System Memory controller is to minimize the latency required to initiate and complete requests to
memory, and to support the highest possible bandwidth (full streaming, quick turn-arounds). One
measure of performance is the total flight time to complete a cache line request. A true discussion of
performance really involves the entire chipset, not just the System Memory controller.
5.2.3.1.
Data Integrity (ECC)
The Intel 845MP/845MZ MCH-M supports single-bit Error Correcting Code (or Error Checking and
Correcting) and multiple-bit EC (Error Checking) on the main memory interface. The Intel
845MP/845MZ MCH-M generates an 8-bit code word for each 64-bit Qword of memory. Intel
845MP/845MZ MCH-M performs two Qword writes at a time so two 8-bit codes are sent with each
write. Since the code word covers a full Qword, writes of less than a Qword require a read-merge-write
operation. Consider a Dword write to memory. In this case, when in ECC mode, the Intel
845MP/845MZ MCH-M will read the Qword where the addressed Dword will be written, merge in the
new Dword, generate a code covering the new Qword and finally write the entire Qword and code back
to memory. Any correctable (single-bit) errors detected during the initial Qword read are corrected
before merging the new Dword. The Intel 845MP/845MZ MCH-M also supports another data integrity
mode, EC (Error Checking) mode. In this mode, the Intel 845MP/845MZ MCH-M generates and stores
a code for each Qword of memory. It then checks the code for reads from memory but does not correct
any errors that are found. Thus, the read performance hit associated with ECC is not incurred.
5.3.
AGP Interface Overview
The Intel 845MP/845MZ Chipset MCH-M supports 1.5 V AGP 1x/2x/4x devices. The AGP signal
buffers are 1.5 V drive/receive (buffers are not 3.3-V tolerant). The MCH-M supports 2x/4x source
synchronous clocking transfers for read and write data, and sideband addressing. The MCH-M also
supports 1x, 2x and 4x clocking for Fast Writes initiated from the MCH-M (on behalf of the processor).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RG82870P2 | Controller Miscellaneous - Datasheet Reference |
| RH5RE36AA-T1-FA | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RH5RE56AA-T1-FA | 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RE5RE36AA-TZ-FC | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3 |
| RE5RE36AC-TZ-FC | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RG82845PE S L6H5 | 制造商:Intel 功能描述:CHIPSTGMCH 82845PE HT-PBGA760 |
| RG82845PESL6Q3 | 制造商:Intel 功能描述:Chipsets |
| RG82845-SL5V7 | 制造商:Intel 功能描述:INTEL 845G GRAPHICS AND MEMORY CONTROLLER HUB(GMCH) |
| RG82845SL5YQ | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel?? 845 Chipset: 82845 Memory Controller Hub (MCH) for SDR |
| RG82845-SL63W | 制造商:Intel 功能描述:INTEL 845G GRAPHICS AND MEMORY CONTROLLER HUB(GMCH) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。