- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄230917 > RDC-19220-493K (DATA DEVICE CORP) SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDIP40 PDF資料下載
參數(shù)資料
| 型號(hào)： | RDC-19220-493K |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 位置變換器 |
| 英文描述： | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDIP40 |
| 封裝： | CERAMIC, DDIP-40 |
| 文件頁數(shù)： | 7/22頁 |
| 文件大?。?/td> | 304K |
| 代理商： | RDC-19220-493K |
15
Data Device Corporation
www.ddc-web.com
RDC-19220 SERIES
N-09/03-0
;;
;;;
DATA
VALID
300 ns max
INHIBIT
;
100 ns MAX
ENABLE
150 ns MAX
DATA
VALID
HIGH Z
;
1/40 FS
(375 nsec nominal)
CB
50 ns
DATA
VALID
DATA
VALID
FIGURE 13. INHIBIT TIMING
FIGURE 14. ENABLE TIMING
FIGURE 15. CONVERTER BUSY TIMING
results in two less bits of resolution for LVDT mode than are pro-
vided in resolver mode.
FIGURE 12B shows a direct LVDT 2 Vrms full scale input. Some
LDVT output signals will need to be scaled to be compatible with
the converter input. FIGURE 12C is a schematic of an input scal-
ing circuit applicable to 3-wire LVDTs. The value of the scaling
constant “a” is selected to provide an input of 2 Vrms at full stroke
of the LVDT. The value of scaling constant “b” is selected to pro-
vide an input of 1 Vrms at null of the LVDT. Suggested compo-
nents for implementing the input scaling circuit are a quad op-
amp, such as a 4741 type, and precision film resistors of 0.1%
tolerance. FIGURE 12A illustrates a 2-wire LVDT configuration.
Data output of the RDC-19220 Series is Binary Coded in LVDT
mode. The most negative stroke of the LVDT is represented by
all zeros and the most positive stroke of the LVDT is represent-
ed by all ones. The most significant 2 bits (2 MSBs) may be used
as overrange indicators. Positive overrange is indicated by code
“01” and negative overrange is indicated by code “11” (see
TABLE 7).
INHIBIT, ENABLE, AND CB TIMING
The Inhibit (INH) signal is used to freeze the digital output angle
in the transparent output data latch while data is being trans-
ferred. Application of an Inhibit signal does not interfere with the
continuous tracking of the converter. As shown in FIGURE 13,
angular output data is valid 300 ns maximum after the applica-
tion of the negative inhibit pulse.
Output angle data is enabled onto the tri-state data bus in two
bytes. Enable MSBs (EM) is used for the most significant 8 bits
and Enable LSBs (EL) is used for the least significant 8 bits. As
shown in FIGURE 14, output data is valid 150 ns maximum after
the application of a negative enable pulse. The tri-state data bus
returns to the high impedance state 100 ns maximum after the
rising edge of the enable signal.
The Converter Busy (CB) signal indicates that the tracking con-
verter output angle is changing 1 LSB. As shown in FIGURE 15,
output data is valid 50 ns maximum after the middle of the CB
pulse. CB pulse width is 1/40 Fs, which is nominally 375 ns.
Note: The converter INH may be applied regardless of the CB
line state. If the CB is busy the converter INH will wait for
CB to finish before setting the INH latch. Therefore, there
is no need to monitor the CB line when applying an inhib-
it signal to the converter.
BUILT-IN-TEST (BIT)
The Built-ln-Test output (BIT) monitors the level of error from the
demodulator. This signal is the difference in the input and output
angles and ideally should be zero. However, if it exceeds approx-
imately 100 LSBs (of the selected resolution) the logic level at
BIT will change from a logic 1 to a logic 0.
This condition will occur during a large step and reset after the
converter settles out. BIT will also change to logic 0 for an over-
velocity condition, because the converter loop cannot maintain
input/output or if the converter malfunctions where it cannot
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RD-14597D1-345 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36 |
| RD-14597D1-355K | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36 |
| RD-14597D1-295S | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36 |
| RD-14590D1-184 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, MDMA36 |
| RDC-361-M-1 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP34 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RDC-19220S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Resolver and Synchro To Digital Converters |
| RDC-19220S-102 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LVDT/Resolver-to-Digital Converter |
| RDC-19220S-103 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LVDT/Resolver-to-Digital Converter |
| RDC-19220S-112 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LVDT/Resolver-to-Digital Converter |
| RDC-19220S-113 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LVDT/Resolver-to-Digital Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。