- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄230917 > RDC-19220-493K (DATA DEVICE CORP) SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDIP40 PDF資料下載
參數(shù)資料
| 型號(hào)： | RDC-19220-493K |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 位置變換器 |
| 英文描述： | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDIP40 |
| 封裝： | CERAMIC, DDIP-40 |
| 文件頁數(shù)： | 19/22頁 |
| 文件大?。?/td> | 304K |
| 代理商： | RDC-19220-493K |
Note: DDC has software available to perform the previous calcu-
lations. Contact DDC to request software or visit our web-
site at www.ddc-web.com to download software.
7) Selecting a fBW that is too low relative to the maximum appli-
cation tracking rate can create a spin-around condition in
which the converter never settles. The relationship to insure
against spin-around is as follows (TABLE 3):
8) For RDC-19222:
This version is capable of +5V only operation. It accomplishes
this with a charge pump technique that inverts the +5V supply
for use as -5V, hence the +5V supply current doubles. The
built-in -5 V inverter can be used by connecting pin 2 to 26, pin
17 to 22, a 10 F/10 Vdc capacitor from pin 23 (negative ter-
minal) to pin 25 (positive terminal), and a 47 F/10 Vdc capac-
itor from -5 V to GND. The current drain from the +5 V supply
doubles. No external -5 V supply is needed.
When using the -5 V inverter, the max. tracking rate should be
scaled for a velocity output of 3.5 V max. Use the following equa-
tion to determine tracking rate used in the formula on page 5:
TR (required) x (4.0) = Tracking rate used in calculation
(3.5)
- Select the desired f BW (closed loop) based on overall
system dynamics.
- Select f carrier ≥ 3.5f BW
- Compute Rv = 55 k
x
- Compute CBW (pF) =
- Where Fs = 67 kHz for R CLK = 30 K
100 kHz for R CLK = 20 K
134 kHz for R CLK = 15 K
- Compute RB =
- Compute
3.2 x Fs (Hz) x 108
Rv x (f BW)2
For the converter’s max tracking rate value,
see the row indicated in TABLE 4.
Application max. rate
0.9
CBW x f BW
CBW
10
{
}
6
Data Device Corporation
www.ddc-web.com
RDC-19220 SERIES
N-09/03-0
Note: When using the highest BW and Tracking Rates, using
the -5 V inverter is not recommended.
HIGHER TRACKING RATES AND CARRIER FREQUENCIES
Tracking rate (nominally 4 V) is limited by two factors: velocity
voltage saturation and maximum internal clock rate (nominally
1,333,333 Hz). An understanding of their interaction is essential
to extending performance.
The General Setup Considerations section makes note of the
selection of Rv for the desired velocity scaling. Rv is the input resis-
tor to an inverting integrator with a 50 pF nominal feedback capac-
itor. When it integrates to -1.25 V, the converter counts up 1 LSB
and when it integrates to +1.25 V, the converter counts down 1
LSB. When a count is taken, a charge is dumped on the capacitor;
such that, the voltage on it changes 1.25 V in a direction to bring
it to 0 V. The output counts per second per volt input is therefore:
1
(Rv x 50 pF x 1.25)
As an example:
Calculate Rv for the maximum counting rate, at a VEL voltage
of 4 V.
For a 12-bit converter there are 212 or 4096 counts per rotation.
1,333,333/4096 = 325 rotations per second or 333,333 counts
per second per volt.
The maximum rate capability of the RDC-19220 is set by Rs.
When Rs = 30 k
it is nominally 1,333,333 counts/sec, which
equates to 325 rps (rotations per second). This is the absolute
maximum rate; it is recommended to only run at <90% of this rate
(as seen in TABLE 3), therefore the minimum Rv will be limited
to 55 k
. The converter maximum tracking rate can be increased
50% in the 16- and 14-bit modes and 100% in the 12- and 10-bit
modes by increasing the supply current from 12 to 15 mA (by
using an Rc = 23 k
), and by increasing the sampling rate by
changing Rs to 20 k
for 16- and 14-bit resolution or to 15 k for
12- and 10-bit resolution (see TABLE 4).
The maximum carrier frequency can, in the same way, increase
from: 5 to 10 kHz in the 16-bit mode, 7 to 14 kHz in the 14-bit
mode, 11 to 32 kHz in the 12-bit mode, and 20 to 40 kHz in the
10-bit mode (see TABLE 5).
The maximum tracking rate and carrier frequency for full perfor-
mance are set by the power supply current control resistor (Rc)
per the following tables:
1
(333,333 x 50 pF x 1.25)
Rv =
= 48 k
TABLE 3. TRACKING/BW RELATIONSHIP
RPS (MAX)/BW
RESOLUTION
1
10
0.45
12
0.25
14
0.125
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RD-14597D1-345 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36 |
| RD-14597D1-355K | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36 |
| RD-14597D1-295S | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36 |
| RD-14590D1-184 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, MDMA36 |
| RDC-361-M-1 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP34 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RDC-19220S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Resolver and Synchro To Digital Converters |
| RDC-19220S-102 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LVDT/Resolver-to-Digital Converter |
| RDC-19220S-103 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LVDT/Resolver-to-Digital Converter |
| RDC-19220S-112 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LVDT/Resolver-to-Digital Converter |
| RDC-19220S-113 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LVDT/Resolver-to-Digital Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。