
Page xxiv of liv
21.4.2
Non-Compressed Modes................................................................................. 1093
21.4.3
TDM Mode ..................................................................................................... 1103
21.4.4
WS Continue Mode ........................................................................................ 1104
21.4.5
Operation Modes ............................................................................................ 1105
21.4.6
Transmit Operation ......................................................................................... 1106
21.4.7
Receive Operation .......................................................................................... 1109
21.4.8
Serial Bit Clock Control ................................................................................. 1112
21.5
Usage Notes .................................................................................................................... 1113
21.5.1
Limitations from Underflow or Overflow during DMA Operation ................ 1113
21.5.2
Note on Changing Mode from Master Transceiver to Master Receiver ......... 1113
21.5.3
Limits on TDM mode and WS Continue Mode.............................................. 1113
Section 22 Serial I/O with FIFO...................................................................... 1115
22.1
Features........................................................................................................................... 1115
22.2
Input/Output Pins............................................................................................................ 1117
22.3
Register Descriptions...................................................................................................... 1118
22.3.1
Mode Register (SIMDR) ................................................................................ 1119
22.3.2
Control Register (SICTR) ............................................................................... 1121
22.3.3
Transmit Data Register (SITDR) .................................................................... 1124
22.3.4
Receive Data Register (SIRDR) ..................................................................... 1125
22.3.5
Status Register (SISTR).................................................................................. 1126
22.3.6
Interrupt Enable Register (SIIER) .................................................................. 1131
22.3.7
FIFO Control Register (SIFCTR) ................................................................... 1133
22.3.8
Clock Select Register (SISCR) ....................................................................... 1135
22.3.9
Transmit Data Assign Register (SITDAR) ..................................................... 1136
22.3.10
Receive Data Assign Register (SIRDAR) ...................................................... 1138
22.4
Operation ........................................................................................................................ 1139
22.4.1
Serial Clocks................................................................................................... 1139
22.4.2
Serial Timing .................................................................................................. 1140
22.4.3
Transfer Data Format...................................................................................... 1141
22.4.4
Register Allocation of Transfer Data .............................................................. 1142
22.4.5
FIFO................................................................................................................ 1144
22.4.6
Transmit and Receive Procedures................................................................... 1146
22.4.7
Interrupts......................................................................................................... 1151
22.4.8
Transmit and Receive Timing......................................................................... 1153
Section 23 Controller Area Network............................................................... 1157
23.1
Summary......................................................................................................................... 1157
23.1.1
Overview ........................................................................................................ 1157
23.1.2
Scope .............................................................................................................. 1157