
R01UH0040EJ0100 Rev.1.00
Page 223 of 1657
Sep 8, 2011
RX630 Group
8. Voltage Detection Circuit (LVD)
8.2.8
Voltage Monitoring 2 Circuit Control Register 0 (LVD2CR0)
LVD2RIE Bit (Voltage Monitoring 2 Interrupt/Reset Enable)
Ensure that neither an LVD2 reset nor an LVD2 non-maskable interrupt is generated during programming or erasure of
the flash memory.
LVD2DFDIS Bit (Voltage Monitoring 2 Digital Filter Disable Mode Select)
Set the LOCOCR.LCSTP bit to 0 (the LOCO operates) if the LVD1DFDIS bit is 0 (enabling the digital filter circuit).
Set the LVD2DFDIS bit to 1 (digital filter circuit disabled) when using voltage monitoring 2 circuit in software standby
mode or deep software standby mode.
LVD2FSAMP[1:0] Bits (Sampling Clock Select)
The LVD2FSAMP[1:0] bits can be modified only when the LVD2DFDIS bit is 1 (digital filter circuit disabled). The
LVD2FSAMP[1:0] bits should not be modified when the LVD2DFDIS bit is 0 (digital filter circuit enabled).
Address(es): 0008 C29Bh
b7
b6
b5
b4
b3
b2
b1
b0
LVD2R
N
LVD2RI
LVD2FSAMP
[1:0]
—
LVD2C
MPE
LVD2D
FDIS
LVD2RI
E
Value after reset:
1000
x
010
x: Undefined
Bit
Symbol
Bit Name
Description
R/W
b0
Voltage Monitoring 2 Interrupt/Reset
Enable
0: Disabled
1: Enabled
R/W
b1
Voltage Monitoring 2 Digital Filter
Disable Mode Select
0: Digital filter enabled
1: Digital filter disabled
R/W
b2
Voltage Monitoring 2 Circuit
Comparison Result Output Enable
0: Voltage monitoring 2 circuit comparison result output
disabled.
1: Voltage monitoring 2 circuit comparison result output
enabled.
R/W
b3
—
Reserved
The read value is undefined. The write value should be 0.
R/W
b5, b4
Sampling Clock Select
b5 b4
0 0: 1/1 LOCO frequency
0 1: 1/2 LOCO frequency
1 0: 1/4 LOCO frequency
1 1: 1/8 LOCO frequency
R/W
b6
Voltage Monitoring 2 Circuit Mode
Select
0: Voltage monitoring 2 interrupt during Vdet2 passage
1: Voltage monitoring 2 reset enabled when the voltage
falls to and below Vdet2
R/W
b7
Voltage Monitoring 2 Reset Negate
Select
0: Negation follows a stabilization time (tLVD2) after VCC >
Vdet2 is detected.
1: Negation follows a stabilization time (tLVD2) after
assertion of the LVD2 reset.
R/W