
11. Low Power Consumption
11.2.12
Deep Standby Control Register (DPSBYCR)
Note 1. For the on-chip RAM address space, see
Table 11.2.
DPSBYCR is used to control deep software standby mode.
DPSBYCR is not initialized by the internal reset signal that is the source to cancel the deep software standby mode. For
IOKEEP Bit (I/O Port Retention)
In deep software standby mode, I/O ports keep retaining the same states from software standby mode. The IOKEEP bit
specifies whether to keep retaining the I/O port states from deep software standby mode even after deep software standby
mode is canceled, or to cancel retaining the I/O port states.
DPSBY Bit (Deep Software Standby)
The DPSBY bit controls transitions to deep software standby mode.
When the WAIT instruction is executed while the SBYCR.SSBY and DPSBY bits are both 1, the LSI enters deep
software standby mode through software standby mode.
The DPSBY bit remains set to 1 when deep software standby mode is canceled by certain of the pins which are sources
of external pin interrupts (NM1, IRQ0-DS to IRQ7-DS, SCL-DS, and SDA-DS) or a peripheral interrupt (RTC alarm,
RTC interval, voltage-monitoring 1, or voltage-monitoring 2). Write 0 to this bit to clear it.
The setting of the DPSBY bits becomes invalid when the IWDT is in auto-start mode and the OFS0.IWDTSLCSTP is 0
(counting continues) or the IWDT is in register start mode and the SLCSTP bit in IWDTCSTPR is 0.
Instead, even when the SBYCR.SSBY bit is 1 and the DPSBY bits are 1, the transition after the execution of a WAIT
instruction is to software standby mode.
The setting of the DPSBY bits becomes invalid when voltage-monitoring 1 reset is enabled by the voltage monitoring 1
circuit mode select bit (LVD1CR0.LVD1RI = 1) or when a voltage-monitoring 2 reset is selected by the voltage
Address(es): 0008 C280h
b7
b6
b5
b4
b3
b2
b1
b0
DPSBY IOKEE
P
————
DEEPC
UT1
—
Value after reset:
00000
001
Bit
Symbol
Bit Name
Description
R/W
b0
—
Reserved
These bits are always read as 1. The write value should always be 1.
R/W
b1
Deepcut
0: LVD and POR can be operated at deep software standby mode.
1: LVD does not operate at deep software standby mode and POR operates in the
low power comsumption operation mode at deep software standby mode.
R/W
b5 to b2
—
Reserved
These bits are read as 0. The write value should be 0.
R/W
b6
I/O Port
Retention
0: Deep software standby mode and I/O port retention are canceled
simultaneously.
1: The I/O port state is retained even after deep software standby mode is
canceled. Then, writing 0 to the IOKEEP bit cancels the I/O port retention.
R/W
b7
Deep Software
Standby
SSBY b7
0
0: Transition to sleep mode or all-module clock stop mode is made after the
WAIT instruction is executed
0
1: Transition to sleep mode or all-module clock stop mode is made after the
WAIT instruction is executed
1
0: Transition to software standby mode is made after the WAIT instruction is
executed
1
1: Transition to deep software standby mode is made after the WAIT
instruction is executed
R/W