- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69312 > R5F2L3A7CNFA 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | R5F2L3A7CNFA |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100 |
| 文件頁數(shù)： | 70/74頁 |
| 文件大?。?/td> | 959K |
| 代理商： | R5F2L3A7CNFA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁當(dāng)前第70頁第71頁第72頁第73頁第74頁
73
2588F–AVR–06/2013
ATtiny261/461/861
Figure 11-2.
Prescaler for Timer/Counter0
Note:
1. The synchronization logic on the input pins (
T0) is shown in Figure 11-3.
The prescaled clock has a frequency of f
CLK_I/O/8, fCLK_I/O/64, fCLK_I/O/256, or fCLK_I/O/1024. See
Table 11-4 on page 85 for details.
11.3.1.1
Prescaler Reset
The prescaler is free running, i.e. it operates independently of the Clock Select logic of the
Timer/Counter. Since the prescaler is not affected by the Timer/Counter’s clock select, the state
of the prescaler will have implications for situations where a prescaled clock is used. One exam-
ple of prescaling artifacts occurs when the timer is enabled and clocked by the prescaler (6 >
CSn2:0 > 1). The number of system clock cycles from when the timer is enabled to the first count
occurs can be from 1 to N+1 system clock cycles, where N equals the prescaler divisor (8, 64,
256, or 1024). It is possible to use the Prescaler Reset for synchronizing the Timer/Counter to
program execution.
11.3.2
External Clock Source
An external clock source applied to the T0 pin can be used as Timer/Counter clock (clk
T0). The
T0 pin is sampled once every system clock cycle by the pin synchronization logic. The synchro-
nized (sampled) signal is then passed through the edge detector. Figure 11-3 shows a functional
equivalent block diagram of the T0 synchronization and edge detector logic. The registers are
clocked at the positive edge of the internal system clock (clk
I/O). The latch is transparent in the
high period of the internal system clock.
The edge detector generates one clk
T0 pulse for each positive (CSn2:0 = 7) or negative (CSn2:0
= 6) edge it detects. See Table 11-4 on page 85 for details.
PSR0
Clear
clk
T0
T0
clk
I/O
Synchronization
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| R5F2L3AACDFP | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| R5F2L3ACCNFP | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| R5F2L38ACNFA | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80 |
| R5F2L38CCNFP | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80 |
| R5F2L387CDFP | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| R5F2L3A7CNFA#U0 | 制造商:Renesas Electronics Corporation 功能描述:R8C/L3AC 48K+4K/6K 100QFP 14X20 - Trays |
| R5F2L3A7CNFP#V0 | 功能描述:MCU 1KB FLASH 48K ROM 100-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:R8C/Lx/3AC 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI，I²C，UART/USART 外圍設(shè)備:POR，PWM，WDT 輸入/輸出數(shù):40 程序存儲器容量:- 程序存儲器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC（J 形引線） 包裝:帶卷 (TR) |
| R5F2L3A7MDFA#U0 | 制造商:Renesas Electronics Corporation 功能描述:R8C/L3AM 48+4/6 100QFP 14X20 -40 TO +85 - Trays 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 48KB FLASH 100LQFP |
| R5F2L3A7MNFA#U0 | 制造商:Renesas Electronics Corporation 功能描述:R8C/L3AM 48+4/6 100QFP 14X20 - 制造商:Renesas Electronics Corporation 功能描述:R8C/L3AM 48+4/6 100QFP 14X20 -20 TO +85 - Trays 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 48KB FLASH 100LQFP |
| R5F2L3A7MNFP#V0 | 制造商:Renesas Electronics Corporation 功能描述:R8C/L3AM 48+4/6 100LQFP 14X14 制造商:Renesas Electronics Corporation 功能描述:R8C/L3AM 48+4/6 100LQFP 14X14 - Trays 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT 48KB FLASH 100LQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。