參數(shù)資料
型號(hào): R5F2L3A7CNFA
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
封裝: 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100
文件頁數(shù): 38/74頁
文件大小: 959K
代理商: R5F2L3A7CNFA
44
2588F–AVR–06/2013
ATtiny261/461/861
8.1.4
Watchdog Reset
When the Watchdog times out, it will generate a short reset pulse of one CK cycle duration. On
the falling edge of this pulse, the delay timer starts counting the Time-out period t
TOUT. Refer to
“Watchdog Timer” on page 44 for details on operation of the Watchdog Timer.
Figure 8-6.
Watchdog Reset During Operation
8.2
Internal Voltage Reference
ATtiny261/461/861 features an internal bandgap reference. This reference is used for Brown-out
Detection, and it can be used as an input to the Analog Comparator or the ADC. The bandgap
voltage varies with supply voltage and temperature, as can be seen in Figure 20-36 on page
8.2.1
Voltage Reference Enable Signals and Start-up Time
The voltage reference has a start-up time that may influence the way it should be used. The
start-up time is given in “System and Reset Characteristics” on page 190. To save power, the
reference is not always turned on. The reference is on during the following situations:
1.
When the BOD is enabled (by programming the BODLEVEL [2:0] Fuse bits).
2.
When the bandgap reference is connected to the Analog Comparator (by setting the
ACBG bit in ACSR).
3.
When the ADC is enabled.
Thus, when the BOD is not enabled, after setting the ACBG bit or enabling the ADC, the user
must always allow the reference to start up before the output from the Analog Comparator or
ADC is used. To reduce power consumption in Power-down mode, the user can avoid the three
conditions above to ensure that the reference is turned off before entering Power-down mode.
8.3
Watchdog Timer
The Watchdog Timer is clocked from an on-chip oscillator, which runs at 128 kHz. By controlling
the Watchdog Timer prescaler, the Watchdog Reset interval can be adjusted as shown in Table
8-3 on page 49. The WDR – Watchdog Reset – instruction resets the Watchdog Timer. The
Watchdog Timer is also reset when it is disabled and when a device reset occurs. Ten different
clock cycle periods can be selected to determine the reset period. If the reset period expires
without another Watchdog Reset, the ATtiny261/461/861 resets and executes from the Reset
Vector. For timing details on the Watchdog Reset, refer to Table 8-3 on page 49.
CK
CC
相關(guān)PDF資料
PDF描述
R5F2L3AACDFP 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
R5F2L3ACCNFP 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
R5F2L38ACNFA 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80
R5F2L38CCNFP 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80
R5F2L387CDFP 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
R5F2L3A7CNFA#U0 制造商:Renesas Electronics Corporation 功能描述:R8C/L3AC 48K+4K/6K 100QFP 14X20 - Trays
R5F2L3A7CNFP#V0 功能描述:MCU 1KB FLASH 48K ROM 100-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:R8C/Lx/3AC 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI,I²C,UART/USART 外圍設(shè)備:POR,PWM,WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC(J 形引線) 包裝:帶卷 (TR)
R5F2L3A7MDFA#U0 制造商:Renesas Electronics Corporation 功能描述:R8C/L3AM 48+4/6 100QFP 14X20 -40 TO +85 - Trays 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 48KB FLASH 100LQFP
R5F2L3A7MNFA#U0 制造商:Renesas Electronics Corporation 功能描述:R8C/L3AM 48+4/6 100QFP 14X20 - 制造商:Renesas Electronics Corporation 功能描述:R8C/L3AM 48+4/6 100QFP 14X20 -20 TO +85 - Trays 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 48KB FLASH 100LQFP
R5F2L3A7MNFP#V0 制造商:Renesas Electronics Corporation 功能描述:R8C/L3AM 48+4/6 100LQFP 14X14 制造商:Renesas Electronics Corporation 功能描述:R8C/L3AM 48+4/6 100LQFP 14X14 - Trays 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT 48KB FLASH 100LQFP