- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69302 > R2051K01 (RICOH COMPANY LTD) 0 TIMER(S), REAL TIME CLOCK, QCC12 PDF資料下載
參數(shù)資料
| 型號(hào)： | R2051K01 |
| 廠商： | RICOH COMPANY LTD |
| 元件分類： | 時(shí)鐘/數(shù)據(jù)恢復(fù)及定時(shí)提取 |
| 英文描述： | 0 TIMER(S), REAL TIME CLOCK, QCC12 |
| 封裝： | 2 X 2 MM, 0.85 MM PITCH, ULTRA-COMPACT, FFP, 12 PIN |
| 文件頁數(shù)： | 8/53頁 |
| 文件大?。?/td> | 343K |
| 代理商： | R2051K01 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
R2051 Series
12345
Rev.1.04
- 16 -
(6) CTFG
Periodic Interrupt Flag Bit
CTFG
Description
0
Periodic interrupt output = “H”
(Default)
1
Periodic interrupt output = “L”
The CTFG bit is set to 1 when the periodic interrupt signals are output from the /INTR pin (“L”). The CTFG bit
accepts only the writing of 0 in the level mode, which disables (“H”) the /INTR pin until it is enabled (“L”) again
in the next interrupt cycle. Conversely, setting the CTFG bit to 1 causes no event.
(7) WAFG,DAFG
Alarm_W Flag Bit and Alarm_D Flag Bit
WAFG,DAFG
Description
0
Indicating a mismatch between current time and preset alarm time
(Default)
1
Indicating a match between current time and preset alarm time
The WAFG and DAFG bits are valid only when the WALE and DALE have the setting of 1, which is caused
approximately 61
s after any match between current time and preset alarm time specified by the Alarm_W
registers and the Alarm_D registers. The WAFG (DAFG) bit accepts only the writing of 0. /INTR pin outputs
off (“H”) when this bit is set to 0. And /INTR pin outputs “L” again at the next preset alarm time.
Conversely,
setting the WAFG and DAFG bits to 1 causes no event. The WAFG and DAFG bits will have the reading of 0
when the alarm interrupt circuit is disabled with the WALE and DALE bits set to 0. The settings of the WAFG
and DAFG bits are synchronized with the output of the /INTR pin as shown in the timing chart below.
/INTR Pin
Writing of 0 to
WAFG(DAFG) bit
WAFG(DAFG) Bit
(Match between
current time and
preset alarm time)
Approx. 61
s
Approx. 61
s
Writing of 0 to
WAFG(DAFG) bit
(Match between
current time and
preset alarm time)
(Match between
current time and
preset alarm time)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| R3F10031NSP | FLASH, 8 MHz, MICROCONTROLLER, PDSO24 |
| R3F10011NSP | FLASH, 8 MHz, MICROCONTROLLER, PDSO20 |
| R3F10011NXXXSP | MROM, 8 MHz, MICROCONTROLLER, PDSO20 |
| R42181 | SINGLE COLOR LED, RED, 5.6 mm |
| R42182 | SINGLE COLOR LED, RED, 5.6 mm |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| R2051K01-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:2 wire interface Real-Time Clock ICs with Battery Backup switch-over Function |
| R2051K02-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:2 wire interface Real-Time Clock ICs with Battery Backup switch-over Function |
| R2051S01-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:2 wire interface Real-Time Clock ICs with Battery Backup switch-over Function |
| R2051S02-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:2 wire interface Real-Time Clock ICs with Battery Backup switch-over Function |
| R2051S03-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:2 wire interface Real-Time Clock ICs with Battery Backup switch-over Function |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。